

Low Charge Injection, 8-Channel High Voltage Analog Switch with Bleed Resistors

Features

- ▶ HVCMOS technology for high performance
- ▶ Integrated bleed resistors on the outputs
- ▶ 3.3V or 5.0V CMOS input logic level
- ▶ 20MHz data shift clock frequency
- ▶ Very low quiescent power dissipation - 10 μ A
- ▶ Low parasitic capacitance
- ▶ DC to 10MHz analog signal frequency
- ▶ -60dB typical off-isolation at 5.0MHz
- ▶ CMOS logic circuitry for low power
- ▶ Excellent noise immunity
- ▶ Cascadable serial data register with latches
- ▶ Flexible operating supply voltages

Applications

- ▶ Medical ultrasound imaging
- ▶ NDT metal flaw detection
- ▶ Piezoelectric transducer drivers
- ▶ Inkjet printer heads
- ▶ Optical MEMS modules

General Description


The Supertex HV2303 is a low charge injection 8-channel high voltage analog switch integrated circuit (IC) with bleed resistors. The device can be used in applications requiring high voltage switching controlled by low voltage signals, such as medical ultrasound imaging, piezoelectric transducer driver, and printers. The bleed resistors eliminate voltage built up on capacitive loads such as piezoelectric transducers.

Data is input into an 8-bit shift register that can then be retained in an 8-bit latch. To reduce any possible clock feed-through noise, the latch enable bar should be left high until all bits are clocked in. Data is clocked in during the rising edge of the clock.

Using HVCMOS technology, this device combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

The device is suitable for various combinations of high voltage supplies, e.g., V_{PP}/V_{NN} : +40V/-140V, +90V/-90V, and +140V/-40V.

Block Diagram



Ordering Information

Device	Package Options	
	48-Lead LQFP 7x7mm body, 1.6mm height (max), 0.50mm pitch	28-Lead PLCC .453x.453in body, .180in height (max.), .050in pitch
HV2303	HV2303FG-G	HV2303PJ-G

-G indicates package is RoHS compliant ("Green")



Absolute Maximum Ratings

Parameter	Value
V_{DD} logic supply	-0.5V to +7.0V
V_{PP} - V_{NN} differential supply	200V
V_{PP} positive supply	-0.5V to V_{NN} +200V
V_{NN} negative supply	+0.5V to -180V
Logic input voltage	-0.5V to V_{DD} +0.3V
Analog signal range	V_{NN} to V_{PP}
Peak analog signal current/channel	1.0A
Storage temperature	-65°C to 150°C
Thermal resistance (θ_{ja}): 48-Lead LQFP (FG)	61°C/W

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


Operating Conditions

Sym	Parameter	Value
V_{DD}	Logic power supply voltage	3.0V to 5.5V
V_{PP}	Positive high voltage supply	40V to V_{NN} +180V
V_{NN}	Negative high voltage supply	-40V to -140V
V_{IH}	High level input voltage	$0.9V_{DD}$ to V_{DD}
V_{IL}	Low-level input voltage	0V to $0.1V_{DD}$
V_{SIG}	Analog signal voltage peak-to-peak	V_{NN} +10V to V_{PP} -10V
T_A	Operating free air temperature	0°C to 70°C


Notes:

1. Power up/down sequence is arbitrary except GND must be powered-up first and powered down last.
2. V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power up/down transition.
3. Rise and fall times of power supplies V_{DD} , V_{PP} and V_{NN} should not be less than 1.0msec.

Pin Configurations



48-Lead LQFP (FG)



28-Lead PLCC (PJ)


Product Marking

Top Marking



YY = Year Sealed
WW = Week Sealed
L = Lot Number
C = Country of Origin*
A = Assembler ID*

Bottom Marking



— = "Green" Packaging

*May be part of top marking


48-Lead LQFP (FG)

Top Marking



YY = Year Sealed
WW = Week Sealed
L = Lot Number
C = Country of Origin
A = Assembler ID*

Bottom Marking



— = "Green" Packaging

*May be part of top marking

28-Lead PLCC (PJ)

DC Electrical Characteristics

(Over operating conditions unless otherwise specified)

Sym	Parameter	0°C		+25°C			+70°C		Units	Conditions		
		Min	Max	Min	Typ	Max	Min	Max				
R _{ONS}	Small signal switch on-resistance	-	-	-	50	-	-	-	Ω	I _{SIG} = 5.0mA	V _{PP} = +40V	
		-	-	-	42	-	-	-		I _{SIG} = 200mA	V _{NN} = -120V	
		-	-	-	40	-	-	-		I _{SIG} = 5.0mA	V _{PP} = +80V	
		-	-	-	32	-	-	-		I _{SIG} = 200mA	V _{NN} = -80V	
		-	-	-	38	-	-	-		I _{SIG} = 5.0mA	V _{PP} = +120V	
		-	-	-	29	-	-	-		I _{SIG} = 200mA	V _{NN} = -40V	
ΔR _{ONS}	Small signal switch on-resistance matching	-	-	-	5.0	-	-	-	%	I _{SIG} = 5.0mA, V _{PP} = +80V, V _{NN} = -80V		
R _{ONL}	Large signal switch on-resistance	-	-	-	30	-	-	-	Ω	V _{SIG} = V _{PP} -10V, I _{SIG} = 0.5A		
R _{INT}	Value of output bleed resistance	-	-	20	35	50	-	-	KΩ	Output switch to RGND I _{RINT} = 0.5mA		
I _{SOL}	Switch off leakage per switch	-	5.0	-	1.0	10	-	15	μA	V _{SIG} = V _{PP} -10V, V _{NN} +10V		
V _{OS}	DC offset switch off	-	300	-	100	300	-	300	mV	No load		
	DC offset switch on	-	500	-	100	500	-	500	mV			
I _{PPQ}	Quiescent V _{PP} supply current	-	-	-	10	50	-	-	μA	All switches off		
I _{NNQ}	Quiescent V _{NN} supply current	-	-	-	-10	-50	-	-	μA	All switches off		
I _{PPQ}	Quiescent V _{PP} supply current	-	-	-	10	50	-	-	μA	All switches on, I _{SW} = 5.0mA		
I _{NNQ}	Quiescent V _{NN} supply current	-	-	-	-10	-50	-	-	μA	All switches on, I _{SW} = 5.0mA		
I _{SW}	Switch output peak current	-	-	-	-	1.0	-	-	A	V _{SIG} duty cycle <0.1%, 1.0μs		
f _{SW}	Output switching frequency	-	-	-	-	50	-	-	kHz	Duty cycle = 50%		
I _{PP}	Average V _{PP} supply current	-	-	1.0	1.2	1.5	-	-	mA	V _{PP} = +40V V _{NN} = -120V	All output switches are turning on and off at 50kHz with no load	
		-	-	1.0	1.2	1.5	-	-		V _{PP} = +80V V _{NN} = -80V		
		-	-	1.0	1.2	1.5	-	-		V _{PP} = +120V V _{NN} = -40V		
I _{NN}	Average V _{NN} supply current	-	-	1.0	1.2	1.5	-	-	mA	V _{PP} = +40V V _{NN} = -120V		
		-	-	1.0	1.2	1.5	-	-		V _{PP} = +80V V _{NN} = -80V		
		-	-	1.0	1.2	1.5	-	-		V _{PP} = +120V V _{NN} = -40V		
I _{DD}	Average V _{DD} supply current	-	4.0	-	-	4.0	-	4.0	mA	f _{CLK} = 5.0MHz, V _{DD} = 5.0V		
I _{DDQ}	Quiescent V _{DD} supply current	-	10	-	-	10	-	10	μA	All logic inputs are static		
I _{SOR}	Data out source current	0.45	-	0.45	0.70	-	0.40	-	mA	V _{OUT} = V _{DD} -0.7V		
I _{SINK}	Data out sink current	0.45	-	0.45	0.70	-	0.40	-	mA	V _{OUT} = 0.7V		
C _{IN}	Logic input capacitance	-	10	-	-	10	-	10	pF	---		

AC Electrical Characteristics

(Over recommended operating conditions: $V_{DD} = 5.0V$, $t_R = t_F \leq 5ns$, 50% duty cycle, $C_{LOAD} = 20pF$ unless otherwise specified)

Sym	Parameter	0°C		+25°C			+70°C		Units	Conditions
		Min	Max	Min	Typ	Max	Min	Max		
t_{SD}	Set up time before $\overline{LE}$ rises	25	-	25	-	-	25	-	ns	---
t_{WLE}	Time width of $\overline{LE}$	56	-	-	56	-	56	-	ns	$V_{DD} = 3.0V$
		12	-	-	12	-	12	-		$V_{DD} = 5.0V$
t_{DO}	Clock delay time to data out	50	100	50	78	100	50	100	ns	$V_{DD} = 3.0V$
		15	40	15	30	40	15	40		$V_{DD} = 5.0V$
t_{WCL}	Time width of CLR	55	-	55	-	-	55	-	ns	---
t_{SU}	Set up time data to clock	21	-	-	21	-	21	-	ns	$V_{DD} = 3.0V$
		7.0	-	-	7.0	-	7.0	-		$V_{DD} = 5.0V$
t_H	Hold time data from clock	2.0	-	2.0	-	-	2.0	-	ns	$V_{DD} = 3.0$ or $5.0V$
f_{CLK}	Clock frequency	-	8.0	-	-	8.0	-	8.0	MHz	$V_{DD} = 3.0V$
		-	20	-	-	20	-	20		$V_{DD} = 5.0V$
t_R, t_F	Clock rise and fall times	-	50	-	-	50	-	50	ns	---
t_{ON}	Turn on time	-	5.0	-	-	5.0	-	5.0	μs	$V_{SIG} = V_{PP} - 10V$, $R_{LOAD} = 10k\Omega$
t_{OFF}	Turn off time	-	5.0	-	-	5.0	-	5.0	μs	$V_{SIG} = V_{PP} - 10V$, $R_{LOAD} = 10k\Omega$
dv/dt	Maximum V_{SIG} slew rate	-	20	-	-	20	-	20	V/ns	$V_{PP} = +40V, V_{NN} = -120V$
		-	20	-	-	20	-	20		$V_{PP} = +80V, V_{NN} = -80V$
		-	20	-	-	20	-	20		$V_{PP} = +120V, V_{NN} = -40V$
K_O	Off isolation	-30	-	-30	-33	-	-30	-	dB	$f = 5.0MHz$, 1k Ω /15pF load
		-58	-	-58	-	-	-58	-		$f = 5.0MHz$, 50 Ω load
K_{CR}	Switch crosstalk	-60	-	-60	-70	-	-60	-	dB	$f = 5.0MHz$, 50 Ω load
I_{ID}	Output switch isolation diode current	-	300	-	-	300	-	300	mA	300ns pulse width, 2.0% duty cycle
$C_{SG(OFF)}$	Off capacitance SW to GND	-	-	-	6.5	-	-	-	pF	0V, $f = 1.0MHz$
$C_{SG(ON)}$	On capacitance SW to GND	-	-	-	21.7	-	-	-	pF	0V, $f = 1.0MHz$
$+V_{SPK}$	Output voltage spike	-	-	-	18	-	-	-	mV	$V_{PP} = +40V, V_{NN} = -120V$, $R_{LOAD} = 50\Omega$
$-V_{SPK}$		-	-	-	60	-	-	-		$V_{PP} = +40V, V_{NN} = -120V$, $R_{LOAD} = 50\Omega$
$+V_{SPK}$		-	-	-	30	-	-	-		$V_{PP} = +80V, V_{NN} = -80V$, $R_{LOAD} = 50\Omega$
$-V_{SPK}$		-	-	-	60	-	-	-		$V_{PP} = +80V, V_{NN} = -80V$, $R_{LOAD} = 50\Omega$
$+V_{SPK}$		-	-	-	33	-	-	-		$V_{PP} = +120V, V_{NN} = -40V$, $R_{LOAD} = 50\Omega$
$-V_{SPK}$		-	-	-	60	-	-	-		$V_{PP} = +120V, V_{NN} = -40V$, $R_{LOAD} = 50\Omega$
QC	Charge injection	-	-	-	270	-	-	-	pC	$V_{PP} = +40V, V_{NN} = -120V$, $V_{SIG} = 0V$
		-	-	-	220	-	-	-		$V_{PP} = +80V, V_{NN} = -80V$, $V_{SIG} = 0V$
		-	-	-	152	-	-	-		$V_{PP} = +120V, V_{NN} = -40V$, $V_{SIG} = 0V$





Truth Table

D0	D1	D2	D3	D4	D5	D6	D7	$\overline{LE}$	CLR	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	Off							
H								L	L	On							
	L							L	L		Off						
	H							L	L		On						
		L						L	L			Off					
		H						L	L			On					
			L					L	L				Off				
			H					L	L				On				
				L				L	L					Off			
				H				L	L					On			
					L			L	L						Off		
					H			L	L						On		
						L		L	L							Off	
						H		L	L							On	
							L	L	L								Off
							H	L	L								On
X	X	X	X	X	X	X	X	H	L	Hold Previous State							
X	X	X	X	X	X	X	X	X	H	All Switches Off							



Notes:

1. The eight switches operate independently.
2. Serial data is clocked in on the L to H transition of the CLK.
3. The switches go to a state retaining their present condition at the rising edge of $\overline{LE}$. When $\overline{LE}$ is low the shift register data flow through the latch.
4. D_{OUT} is high when data in the shift register 7 is high.
5. Shift register clocking has no effect on the switch states if $\overline{LE}$ is high.
6. The CLR clear input overrides all other inputs.


Test Circuits




OFF Isolation



Crosstalk



Charge Injection




Pin Configuration - 48-Lead LQFP (FG)

Pin #	Pin Name	Pin #	Pin Name
1	SW5	25	V_{NN}
2	NC	26	NC
3	SW4	27	RGND
4	NC	28	GND
5	SW4	29	V_{DD}
6	NC	30	NC
7	NC	31	NC
8	SW3	32	NC
9	NC	33	D_{IN}
10	SW3	34	CLK
11	NC	35	$\overline{LE}$
12	SW2	36	CLR
13	NC	37	D_{OUT}
14	SW2	38	NC
15	NC	39	SW7
16	SW1	40	NC
17	NC	41	SW7
18	SW1	42	NC
19	NC	43	SW6
20	SW0	44	NC
21	NC	45	SW6
22	SW0	46	NC
23	NC	47	SW5
24	V_{PP}	48	NC

Pin Configuration - 28-Lead PLCC (PJ)


Pin #	Pin Name	Pin #	Pin Name
1	SW3	15	NC
2	SW3	16	D_{IN}
3	SW2	17	CLK
4	SW2	18	$\overline{LE}$
5	SW1	19	CLR
6	SW1	20	D_{OUT}
7	SW0	21	SW7
8	SW0	22	SW7
9	NC	23	SW6
10	V_{PP}	24	SW6
11	RGND	25	SW5
12	V_{NN}	26	SW5
13	GND	27	SW4
14	V_{DD}	28	SW4

Typical Waveforms




48-Lead LQFP Package Outline (FG)


7x7mm body, 1.6mm height (max.), 0.50mm pitch



Top View



View B



Side View

Note 1:

A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier may be either a mold, or an embedded metal or marked feature.


Symbol		A	A1	A2	b	D	D1	E	E1	e	L	L1	L2	θ
Dimension (mm)	MIN	1.40*	0.05	1.35	0.17	8.80	6.80	8.80	6.80	0.50 BSC	0.45	1.00 REF	0.25 BSC	0°
	NOM	-	-	1.40	0.22	9.00	7.00	9.00	7.00		0.60			3.5°
	MAX	1.60	0.15	1.45	0.27	9.20	7.20	9.20	7.20		0.75			7°

JEDEC Registration MS-026, Variation BBC, Issue D, Jan. 2001.

* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.

Drawings are not to scale.

28-Lead PLCC Package Outline (PJ)
.453x.453in body, .180in height (max.), .050in pitch



Note 1:
A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier may be either a mold, or an embedded metal or marked feature.

Symbol		A	A1	A2	b	b1	D	D1	E	E1	e
Dimension (inches)	MIN	.165	.090	.062	.013	.026	.485	.450	.485	.450	.050 BSC
	NOM	.172	.105	-	-	-	.490	.453	.490	.453	
	MAX	.180	.120	.083	.021	.032	.495	.456	.495	.456	

JEDEC Registration MS-018, Variation AB, Issue A, June, 1993.
Drawings not to scale.

(The package drawing (s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <http://www.supertex.com/packaging.html>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: <http://www.supertex.com>.