MC34001, MC35001
MC34002, MC35002
MC34004, MC35004

JFET INPUT OPERATIONAL AMPLIFIERS

JFET Input Operational Amplifiers

These low cost JFET Input operational amplifiers combine two state-of-the-art linear technologies on a single monolithic integrated circuit. Each internally compensated operational amplifier has well matched high voltage JFET input devices for low input offset voltage. The BIFET technology provides wide bandwidths and fast slew rates with low input bias currents, input offset currents, and supply currents.

The Motorola BIFET family offers single, dual and quad operational amplifiers which are pin-compatible with the industry standard MC1741, MC1458, and the MC3403/LM324 bipolar devices. The MC35001/35002/35004 series are specified over the military operating temperature range of −55° to +125°C and the MC34001/34002/34004 series are specified from 0° to +70°C.

- Input Offset Voltage Options of 5.0 mV and 10 mV Maximum
- Low Input Bias Current: 40 pA
- Low Input Offset Current: 10 pA
- Wide Gain Bandwidth: 4.0 MHz
- High Slew Rate: 13 V/μs
- Low Supply Current: 1.4 mA per Amplifier
- High Input Impedance: 10^{12} Ω
- High Common Mode and Supply Voltage Rejection Ratios: 100 dB
- Industry Standard Pinouts



P SUFFIX
PLASTIC PACKAGE
CASE 626




U SUFFIX
CERAMIC PACKAGE
CASE 693




D SUFFIX
PLASTIC PACKAGE
CASE 751
(SO-8)

PIN CONNECTIONS




MC34001, MC35001 (Top View)



MC34002, MC35002 (Top View)




L SUFFIX
CERAMIC PACKAGE
CASE 632



P SUFFIX
PLASTIC PACKAGE
CASE 646

PIN CONNECTIONS



MC34004, MC35004 (Top View)

ORDERING INFORMATION

Op Amp Function	Device	Temperature Range	Package
Single	MC34001BD, D	0° to+ 70°C	SO-8
	MC34001BP, P		Plastic DIP
	MC34001BU, U		Ceramic DIP
Dual	MC34002BD, D	0° to +70°C	SO-8
	MC34002BP, P		Plastic DIP
	MC35002BU, U	−55° to +125°C	Ceramic DIP
Quad	MC34004BL, L	0° to +70°C	Ceramic DIP
	MC34004BP, P		Plastic DIP
	MC35004BL, L	−55° to +125°C	Ceramic DIP

MAXIMUM RATINGS

Rating	Symbol	MC35001 MC35002 MC35004	MC34001 MC34002 MC34004	Unit
Supply Voltage	V_{CC}, V_{EE}	±22	±18	V
Differential Input Voltage (Note 1)	V_{ID}	±40	±30	V
Input Voltage Range	V_{IDR}	±20	±16	V
Open Short Circuit Duration	t_{SC}	Continuous		
Operating Ambient Temperature Range	T_A	–55 to +125	0 to +70	°C
Operating Junction Temperature Ceramic Package Plastic Package	T_J	 150 —	 150 150	°C
Storage Temperature Range Ceramic Package Plastic Package	T_{stg}	 –65 to +150 —	 –65 to +150 –55 to +125	°C

NOTES: 1. Unless otherwise specified, the absolute maximum negative input voltage is equal to the negative power supply.

ELECTRICAL CHARACTERISTICS (V_{CC} = +15 V, V_{EE} = –15 V, T_A = 25°C, unless otherwise noted.)

Characteristics	Symbol	MC35001/35002/35004 Min	Typ	Max	MC34001/34002/34004 Min	Typ	Max	Unit
Input Offset Voltage ($R_S \le 10$ k) MC3500XB, MC3400XB MC3500X, MC3400X	V_{IO}	 — —	 3.0 5.0	 5.0 10	 — —	 3.0 5.0	 5.0 10	mV
Average Temperature Coefficient of Input Offset Voltage $R_S \le 10$ k, $T_A = T_{low}$ to T_{high} (Note 2)	$\Delta V_{IO}/\Delta T$	—	10	—	—	10	—	µV/°C
Input Offset Current (V_{CM} = 0) (Note 3) MC3500XB, MC3400XB MC3500X, MC3400X	I_{IO}	 — —	 10 25	 50 100	 — —	 25 25	 100 100	pA
Input Bias Current (V_{CM} = 0) (Note 3) MC3500XB, MC3400XB MC3500X, MC3400X	I_{IB}	 — —	 40 50	 100 200	 — —	 50 50	 200 200	pA
Input Resistance	r_i	—	10^{12}	—	—	10^{12}	—	Ω
Common Mode Input Voltage Range	V_{ICR}	±11 —	+15 –12	— —	±11 —	+15 –12	— —	V
Large Signal Voltage Gain (V_O = ±10 V, R_L = 2.0 k) MC3500XB, MC3400XB MC3500X, MC3400X	A_{VOL}	 50 25	 150 100	 — —	 50 25	 150 100	 — —	V/mV
Output Voltage Swing ($R_L \ge 10$ k) ($R_L \ge 2.0$ k)	V_O	 ±12 ±10	 ±14 ±13	 — —	 ±12 ±10	 ±14 ±13	 — —	V
Common Mode Rejection Ratio ($R_S \le 10$ k) MC3500XB, MC3400XB MC3500X, MC3400X	CMRR	 80 —	 100 —	 — —	 80 70	 100 100	 — —	dB
Supply Voltage Rejection Ratio ($R_S \le 10$ k) (Note 4) MC3500XB, MC3400XB MC3500X, MC3400X	PSRR	 80 70	 100 100	 — —	 80 70	 100 100	 — —	dB
Supply Current (Each Amplifier) MC3500XB, MC3400XB MC3500X, MC3400X	I_D	 — —	 1.4 1.4	 2.5 2.7	 — —	 1.4 1.4	 2.5 2.7	mA
Slew Rate (A_V = 1.0)	SR	—	13	—	—	13	—	V/µs
Gain-Bandwidth Product	GBW	—	4.0	—	—	4.0	—	MHz
Equivalent Input Noise Voltage (R_S = 100 Ω, f = 1000 Hz)	e_n	—	25	—	—	25	—	nV/$\sqrt{Hz}$
Equivalent Input Noise Current (f = 1000 Hz)	i_n	—	0.01	—	—	0.01	—	pA/$\sqrt{Hz}$

ELECTRICAL CHARACTERISTICS (V_{CC} = +15 V, V_{EE} = −15 V, T_A = T_{low} to T_{high} [Note 2].)

Characteristics	Symbol	MC35001/35002/35004 Min	MC35001/35002/35004 Typ	MC35001/35002/35004 Max	MC34001/34002/34004 Min	MC34001/34002/34004 Typ	MC34001/34002/34004 Max	Unit
Input Offset Voltage (R_S ≤ 10 k)	V_{IO}							mV
MC3500XB, MC3400XB		—	—	7.0	—	—	7.0	
MC3500X, MC3400X		—	—	14	—	—	13	
Input Offset Current (V_{CM} = 0) (Note 3)	I_{IO}							nA
MC3500XB, MC3400XB		—	—	40	—	—	4.0	
MC3500X, MC3400X		—	—	40	—	—	4.0	
Input Bias Current (V_{CM} = 0) (Note 3)	I_{IB}							nA
MC3500XB, MC3400XB		—	—	50	—	—	8.0	
MC3500X, MC3400X		—	—	50	—	—	8.0	
Common Mode Input Voltage Range	V_{ICR}	±11	—	—	±11	—	—	V
Large Signal (V_O = ±10 V, R_L = 2.0 k)	A_{VOL}							V/mV
MC3500XB, MC3400XB		25	—	—	25	—	—	
MC3500X, MC3400X		15	—	—	15	—	—	
Output Voltage Swing	V_O							V
(R ≥ 10 k)		±12	—	—	±12	—	—	
(R ≥ 2.0 k)		±10	—	—	±10	—	—	
Common Mode Rejection Ratio (R_S ≤ 10 k)	CMRR							dB
MC3500XB, MC3400XB		80	—	—	80	—	—	
MC3500X, MC3400X		70	—	—	70	—	—	
Supply Voltage Rejection Ratio (R_S ≤ 10 k) (Note 4)	PSRR							dB
MC3500XB, MC3400XB		80	—	—	80	—	—	
MC3500X, MC3400X		70	—	—	70	—	—	
Supply Current (Each Amplifier)	I_D							mA
MC3500XB, MC3400XB		—	—	2.8	—	—	2.8	
MC3500X, MC3400X		—	—	3.0	—	—	3.0	

NOTES: 2. T_{low} = −55°C for MC35001/35001B, MC35002/35002B, MC35004/35004B; = 0°C for MC34001/34001B, MC34002/35002B, MC34004/34004B. T_{high} = +125°C for MC35001/35001B, MC35002/35002B, MC35004/35004B; = +70°C for MC34001/34001B, MC34002/35002B, MC34004/34004B.

3. The input bias currents approximately double for every 10°C rise in junction temperature, T_J. Due to limited test time, the input bias currents are correlated to junction temperature. Use of a heatsink is recommended if input bias current is to be kept to a minimum.
4. Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.

2

Figure 1. Input Bias Current versus Temperature




Figure 2. Output Voltage Swing versus Frequency




Figure 3. Output Voltage Swing versus Load Resistance




Figure 4. Output Voltage Swing versus Supply Voltage




Figure 5. Output Voltage Swing versus Temperature




Figure 6. Supply Current per Amplifier versus Temperature




Figure 7. Large-Signal Voltage Gain and Phase Shift versus Frequency




Figure 8. Large-Signal Voltage Gain versus Temperature




Figure 9. Normalized Slew Rate versus Temperature




Figure 10. Equivalent Input Noise Voltage versus Frequency





Figure 11. Total Harmonic Distortion versus Frequency



2

Representative Circuit Schematic
(Each Amplifier)





Figure 12. Output Current to Voltage Transformation for a D-to-A Converter



Settling time to within 1/2 LSB (±19.5 mV) is approximately 4.0 μs from the time all bits are switched.

*The value of C may be selected to minimize overshoot and ringing (C ≈ 68 pF)

Theoretical V_O

$$V_O = \frac{V_{ref}}{R1}(R_O)\left[\frac{A1}{2} + \frac{A2}{4} + \frac{A3}{8} + \frac{A4}{16} + \frac{A5}{32} + \frac{A6}{64} + \frac{A7}{128} + \frac{A8}{256}\right]$$

Adjust V_{ref}, R_1 or R_O so that V_O with all digital inputs at high level is equal to 9.961 V.

V_{ref} = 2.0 Vdc
R_I = R2 ≈ 1.0 kΩ
R_O = 5.0 kΩ

$$V_O = \frac{2.0\ V}{1.0\ k}(5\ k)\left[\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} + \frac{1}{64} + \frac{1}{128} + \frac{1}{256}\right]$$

$$= 10\ V\left[\frac{255}{256}\right] = 9.961\ V$$

Figure 13. Positive Peak Detector






Figure 14. Long Interval RC Timer



Time (t) = R4 Cn (V_R/V_R-V_I), $R_3 = R_4$, $R_5 = 0.1\ R_6$
If R1 = R2: t = 0.693 R4C

Design Example: 100 Second Timer
V_R = 10 V C = I.0 μF R3 = R4 = 144 M
R6 = 20 k R5 = 2.0 k R1 = R2 = 1.0 k


Figure 15. Isolating Large Capacitive Loads



- Overshoot < 10%
- t_s = 10 μs
- When driving large C_L, the V_O slew rate is determined by C_L and $I_{O(max)}$:

$$\frac{\Delta V_O}{\Delta t} = \frac{I_O}{C_L} = \frac{0.02}{0.5}\ V/\mu s = 0.04\ V/\mu s \text{ (with } C_L \text{ shown)}$$

Figure 16. Wide BW, Low Noise, Low Drift Amplifier



- Power BW: $f_{max} = \frac{S_r}{2\pi V_p} \cong 240\ kHz$

- Parasitic input capacitance (C1 ≅ 3.0 pF plus any additional layout capacitance) interacts with feedback elements and creates undesirable high-frequency pole. To compensate add C2 such that: R2C2 ≅ R1C1.