

Revision History

Revision 0.1 (Feb. 2011)

-First release.

Revision 0.2 (Jan.2013)

-Add speed 1066.

1Gb (16M×8Bank×8) Double DATA RATE 2 SDRAM**Features**

- JEDEC Standard VDD/VDDQ = 1.8V±0.1V.
- All inputs and outputs are compatible with SSTL_18 interface.
- Fully differential clock inputs (CK, /CK) operation.
- Eight Banks
- Posted CAS
- Bust length: 4 and 8.
- Programmable CAS Latency (CL): 6 & 7
- Programmable Additive Latency (AL): 0, 1, 2, 3, 4, 5 & 6.
- Write Latency (WL) = Read Latency (RL) -1.
- Read Data Strobe (RDQS) supported
- Bi-directional Differential Data Strobe (DQS).
- Data inputs on DQS centers when write.
- Data outputs on DQS, /DQS edges when read.
- On chip DLL align DQ, DQS and /DQS transition with CK transition.
- DM mask write data-in at the both rising and falling edges of the data strobe.
- Sequential & Interleaved Burst type available.
- Off-Chip Driver (OCD) Impedance Adjustment
- On Die Termination (ODT)
- Auto Refresh and Self Refresh
- 8,192 Refresh Cycles / 64ms
- 7.8us at average periodic refresh interval
- RoHS Compliance
- tRAS lockout supported
- High Temperature Self-Refresh rate enable

Description


The EM44DM0888LBA is a high speed Double Date Rate 2 (DDR2) Synchronous DRAM fabricated with ultra high performance CMOS process containing 1,073,741,824 bits which organized as 16Mbits x 8 banks by 8 bits. This synchronous device achieves high speed double-data-rate transfer rates of up to 1066 MT/sec (DDR2-1066) for general applications. The chip is designed to comply with the following key DDR2 SDRAM features: (1) posted CAS with additive latency, (2) write latency = read latency -1, (3) Off-Chip Driver (OCD) impedance adjustment and On Die Termination (4) normal and weak strength data output driver. All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and /CK falling). All I/Os are synchronized with a pair of bidirectional strobes (DQS and /DQS) in a source synchronous fashion. The address bus is used to convey row, column and bank address information in a /RAS and /CAS multiplexing style. The 1Gb DDR2 devices operates with a single power supply: 1.8V ± 0.1V VDD and VDDQ. Available package: FBGA-60Ball (with 0.8mm x 0.8mm ball pitch)

Ordering Information

Part No	Organization	Max. Freq	Package	Grade	Pb
EM44DM0888LBA-25F	128M X 8	t _{CK6} : DDR2-800 6-6-6	FBGA-60B	Commercial	Free
EM44DM0888LBA-187F	128M X 8	t _{CK7} : DDR2-1066 7-7-7	FBGA-60B	Commercial	Free

Note: Speed (t_{CK} *) is in order of CL-t_{RCD}-t_{RP}

Parts Naming Rule



* EOREX reserves the right to change products or specification without notice.

Pin Assignment: Top View

1	2	3		7	8	9
VDD	NU/ $\overline{\text{RDQS}}$	VSS	A	VSSQ	$\overline{\text{DQS}}$	VDDQ
DQ6	VSSQ	DM/RDQS	B	DQS	VSSQ	DQ7
VDDQ	DQ1	VDDQ	C	VDDQ	DQ0	VDDQ
DQ4	VSSQ	DQ3	D	DQ2	VSSQ	DQ5
VDDL	VREF	VSS	E	VSSDL	CK	VDD
	CKE	$\overline{\text{WE}}$	F	$\overline{\text{RAS}}$	$\overline{\text{CK}}$	ODT
BA2	BA0	BA1	G	$\overline{\text{CAS}}$	$\overline{\text{CS}}$	
	A10	A1	H	A2	A0	VDD
VSS	A3	A5	J	A6	A4	
	A7	A9	K	A11	A8	VSS
VDD	A12	NC	L	NC	A13	

60Ball FBGA

Note: VDDL and VSSDL are power and ground for the DLL.

Pin Description (Simplified)

Pin	Name	Function
E8,F8	CK,/CK	(System Clock) CK and CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK. Output (read) data is referenced to the crossings of CK and CK (both directions of crossing).
G8	/CS	(Chip Select) All commands are masked when CS is registered HIGH. CS provides for external Rank selection on systems with multiple Ranks. CS is considered part of the command code.
F2	CKE	(Clock Enable) CKE high activates and CKE low deactivates internal clock signals and device input buffers and output drivers. Taking CKE low provides Precharge Power-Down and Self- Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for power down entry and exit and for Self-Refresh entry. CKE is asynchronous for Self-Refresh exit. CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, /CK, ODT and CKE are disabled during Power Down. Input buffers, excluding CKE are disabled during Self-Refresh.
H8,H3,H7,J2, J8,J3,J7,K2, K8,K3,H2,K7, L2,L8	A0~A13	(Address) Provided the row address (RA0 – RA13) for Active commands and the column address (CA0-CA9) and Auto Precharge bit for Read/Write commands to select one location out of the memory array in the respective bank. A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1 & BA2. The address inputs also provide the op-code during Mode Register Set commands.
G2,G3,G1	BA0, BA1,BA2	(Bank Address) BA0 – BA2 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines if the mode register or extended mode register is to be accessed during a MRS or EMRS cycle.
F9	ODT	(On Die Termination) ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When enabled, ODT is applied to each DQ, UDQS/UDQS, LDQS/LDQS, UDM, and LDM signal. The ODT pin will be ignored if the Extended Mode Register (EMRS(1)) is programmed to disable ODT.
F7, G7, F3	/RAS,/CAS,/WE	(Command Inputs) /RAS, /CAS and /WE (along with /CS) define the command being entered.

Pin Description (Continued)

B3,A2,B7,A8	RDQS,/RDQS , DQS,/DQS	(Data Strobe) Output with read data, input with write data. Edge-aligned with read data, centered in write data. An RDQS option using DM pin can be enabled via the EMRS(1) to simplify read timing. The data strobes DQS and RDQS may be used in single ended mode or paired with optional complimentary signals /DQS and /RDQS to provide differential pair signaling to the system during both reads and writes. An EMRS(1) control bit enables or disables all complementary data strobe signals.
B3	DM	(Data Mask) DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. DM is enabled by EMRS command.
C8,C2,D7,D3, D1,D9,B1,B9	DQ0~7	(Data Input/Output) Data inputs and outputs are on the same pin.
A1,L1,E9,H9/ A3,E3,J1,K9	VDD/VSS	(Power Supply/Ground) VDD and VSS are power supply for internal circuits.
A9,C1,C3,C7, C9/A7,B2,B8, D2,D8	VDDQ/VSSQ	(DQ Power Supply/DQ Ground) VDDQ and VSSQ are power supply for the output buffers.
E1/E7	VDDL/VSSDL	(DLL Power Supply/DLL Ground) VDDL and VSSDL are power supply for DLL circuits
E2	VREF	(Reference Voltage) SSTL_1.8 reference voltage
L3,L7	NC	(No Connection) No internal electrical connection is present.

Absolute Maximum Rating

Symbol	Item	Rating		Units
V _{IN} , V _{OUT}	Input, Output Voltage	-0.5 ~ +2.3		V
V _{DD}	Power Supply Voltage	-1.0 ~ +2.3		V
V _{DDQ}	Power Supply Voltage	-0.5 ~ +2.3		V
V _{DDL}	DLL Power Supply Voltage	-0.5 ~ +2.3		V
T _{OP}	Operating Temperature Range	Commercial	0 ~ +70	°C
T _{STG}	Storage Temperature Range	-55 ~ +100		°C
P _D	Power Dissipation	1		W

Note: Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended DC Operating Conditions (T_A=-0°C ~+70°C)

Symbol	Parameter	Min.	Typ.	Max.	Units
V _{DD}	Power Supply Voltage	1.7	1.8	1.9	V
V _{DDL}	Power Supply for DLL Voltage	1.7	1.8	1.9	V
V _{DDQ}	Power Supply for I/O Voltage	1.7	1.8	1.9	V
V _{REF}	I/O Reference Voltage	0.49 V _{DDQ}	0.50V _{DDQ}	0.51 V _{DDQ}	V
V _{TT}	I/O Termination Voltage	V _{REF} -0.04	V _{REF}	V _{REF} +0.04	V
V _{ID}	DC Differential Input Voltage	-0.3	-	V _{REF} -0.15	V
V _{IH}	Input Logic High Voltage	V _{REF} +0.125	-	V _{DDQ} +0.3	V
V _{IL}	Input Logic Low Voltage	-0.3	-	V _{REF} -0.125	V

Recommended DC Operating Conditions(V_{DD}=1.8V±0.1V)

Symbol	Parameter	Test Conditions	-187(1066) -25(800)		Units
			Max		
I _{DD1}	Operating Current <i>(Note 1)</i>	IO _{UT} = 0mA BL = 4, CL = CL(IDD), AL = 0 t _{CK} = t _{CK} (IDD), t _{RC} = t _{RC} (IDD) t _{RAS} = t _{RAS} min(IDD), t _{RCD} = t _{RCD} (IDD) CKE=HIGH CS=HIGH between valid commands Address bus inputs are SWITCHING Data pattern is same as IDD4W	102	85	mA
I _{DD2P}	Precharge Standby Current in Power Down Mode	All banks idle t _{CK} = t _{CK} (IDD), CKE is LOW Other control and address bus inputs are STABLE Data bus inputs are FLOATING	10	10	mA
I _{DD2N}	Precharge Standby Current in NON-power down mode All banks idle	All banks idle t _{CK} = t _{CK} (IDD), CKE is HIGH, CS is HIGH Other control and address bus inputs are SWITCHING Data bus inputs are SWITCHING	48	40	mA
I _{DD3P}	Active Standby Current in Power Down Mode (A12=0)	All banks open t _{CK} = t _{CK} (IDD), CKE is LOW Other control and address bus inputs are STABLE	36	30	mA
I _{DD3P}	Active Standby Current in Power Down Mode (A12=1)	Data bus inputs are FLOATING	11	10	mA
I _{DD3N}	Active Standby Current in Non-power Down Mode	All banks open t _{CK} = t _{CK} (IDD), t _{RAS} = t _{RAS} max(IDD) t _{RP} = t _{RP} (IDD), CKE is HIGH CS is HIGH between valid commands Other control and address bus inputs are SWITCHING Data bus inputs are SWITCHING	60	50	mA
I _{DD4W}	Operating Current (Burst Mode) <i>(Note 2)</i>	All banks open, Continuous burst writes BL = 4, CL = CL(IDD), AL = 0 t _{CK} = t _{CK} (IDD), t _{RAS} = t _{RAS} max(IDD) t _{RP} = t _{RP} (IDD), CKE is HIGH CS is HIGH between valid commands Address bus inputs are SWITCHING Data bus inputs are SWITCHING	144	120	mA
I _{DD4R}			144	120	
I _{DD5}	Refresh Current <i>(Note 3)</i>	t _{CK} = t _{CK} (IDD) Refresh command at every t _{RFC} (IDD) interval CKE is HIGH, CS is HIGH between valid commands Other control and address bus inputs are SWITCHING Data bus inputs are SWITCHING	210	175	mA
I _{DD6}	Self Refresh Current	CK and CK at 0 V, CKE 0.2 V Other control and address bus inputs are FLOATING, Data bus inputs are FLOATING	9	9	mA
I _{DD7}	Operating Current	All bank interleaving reads IO _{UT} = 0mA, BL = 4, CL = CL(IDD) AL = t _{RCD} (IDD) - 1 x t _{CK} (IDD) t _{CK} = t _{CK} (IDD), t _{RC} = t _{RC} (IDD) t _{RRD} = t _{RRD} (IDD), t _{FAW} = t _{FAW} (IDD) t _{RCD} = 1 x t _{CK} (IDD), CKE is HIGH CS is HIGH between valid commands Address bus inputs are STABLE during DESELECTs Data pattern is same as IDD4R	300	250	mA

*All voltages referenced to VSS.

Note 1: I_{DD1} depends on output loading and cycle rates. (CL=CL_{min}, AL=0)**Note 2:** I_{DD4} depends on output loading and cycle rates. Input signals SWITCHING**Note 3:** Min. of t_{RFC} (Auto refresh Row Cycle Times) is shown at AC Characteristics.

Recommended DC Operating Conditions (Continued)

Symbol	Parameter	Test Conditions	Min.	Max.	Units
IOH	Output Minimum Source Current	*Note2, 4, 5	-13.4		mA
IOL	Output Minimum Sink Current	*Note3, 4, 5		+13.4	mA

Note1: The VDDQ of the device under test is referenced

Note2: VDDQ=1.7V, VOUT=1.42V

Note3: VDDQ=1.7V, VOUT=0.28V

Note4: The DC value of VREF applied to the receiving device is expected to be set to VTT

Note5: After OCD calibration to 18Ω at TC=25°C, VDD=VDDQ=1.8V

Input/Output Capacitance

Symbol	Parameter	DDR2-800		DDR2-1066		Units
		Min	Max	Min	Max	
C _{CK}	Input capacitance, CK & /CK	1.0	2.0	1.0	2.0	pF
C _{DCK}	Input capacitance delta, CK & /CK	-	0.25	-	0.25	pF
C _I	Input capacitance, all other pins	1.0	1.75	1.0	1.75	pF
C _{DI}	Input capacitance delta, all other pins	-	0.25	-	0.25	pF
C _{IO}	I/O capacitance, DQ,DM,DQS,/DQS	2.5	3.5	2.5	3.5	pF
C _{DIO}	I/O capacitance delta, DQ,DM,DQS,/DQS	-	0.5	-	0.5	pF

The diagram illustrates the internal architecture of a memory controller. Key components and their interconnections include:

- Address Register:** Receives address inputs A0 through A13 and bank address inputs BA0 through BA2. It provides signals to the Auto/Self Refresh Counter, Row Add. Buffer, and Col. Add. Buffer.
- Auto/Self Refresh Counter:** Receives signals from the Address Register and provides control to the Row Decoder.
- Row Add. Buffer:** Receives signals from the Address Register and provides input to the Row Decoder.
- Row Decoder:** Receives signals from the Auto/Self Refresh Counter and Row Add. Buffer, and provides input to the Memory Array.
- Memory Array:** The central storage component, receiving row signals and providing data to the S/A & I/O Gating and Col. Decoder.
- S/A & I/O Gating:** Receives signals from the Memory Array and provides control to the Col. Decoder and the Write FIFO.
- Col. Decoder:** Receives signals from the S/A & I/O Gating and provides input to the Col. Add. Buffer.
- Col. Add. Buffer:** Receives signals from the Address Register and provides input to the Col. Add. Counter and Burst Counter.
- Mode Register Set:** Receives signals from the Address Register and provides control to the Col. Add. Counter and Burst Counter.
- Col. Add. Counter:** Receives signals from the Col. Add. Buffer and provides input to the Burst Counter.
- Burst Counter:** Receives signals from the Col. Add. Counter and provides control to the Col. Decoder.
- Timing Register:** Receives control signals (/CK, CK, CKE, /CS, /RAS, /CAS, /WE, DM, DQS) and provides control to the Mode Register Set and the Col. Add. Counter/Burst Counter.
- DQM Control:** Receives the DM signal and provides control to the S/A & I/O Gating.
- DQS Generator:** Receives signals from the S/A & I/O Gating and provides input to the Driver.
- DLL:** Receives the CK, /CK signal and provides input to the Driver.
- Driver:** Receives signals from the DQS Generator and DLL, and provides output to the Data Out.
- Write FIFO:** Receives signals from the S/A & I/O Gating and provides input to the Data In.
- Receiver:** Receives signals from the Data In and provides input to the Write FIFO.
- Data In:** Receives signals from the Write FIFO and provides input to the Receiver.
- Data Out:** Receives signals from the Driver and provides output to the Data In.
- Control Signals:** The bottom of the diagram shows the input signals: /CK, CK, CKE, /CS, /RAS, /CAS, /WE, DM, and DQS. The right side shows the output signals: CK, /CK, and DQS.

OCD Default Setting Table

Parameter	Min.	Typ.	Max.	Units
Output Impedance	12.6	18	23.4	Ω
Pull-up / Pull-down mismatch	0	-	4	Ω
Output Slew Rate	1.5	-	5.0	V/ns
Output Impedance Step Size for OCD Calibration	0	-	1.5	Ω

AC Operating Test Conditions(V_{DD}=1.8V±0.1V)

Symbol	Parameter	Value	Units
V _{SWING} (max.)	Input Signal Maximum Peak to Peak Swing	1.0	V
SLEW	Input Signal Minimum Slew Rate	1.0	V/ns
V _{REF}	Input Reference Level	0.5*V _{DDQ}	V

AC Operating Test Conditions

Symbol	Parameter	Min.	Max.	Units
V _{ID}	AC Differential Input Voltage	0.5	V _{DDQ}	V
V _{IX}	AC Differential Cross Point Input Voltage	0.5*V _{DDQ} -0.175	0.5*V _{DDQ} +0.175	V
V _{OX}	AC Differential Cross Point Output Voltage	0.5*V _{DDQ} -0.125	0.5*V _{DDQ} +0.125	V
V _{IH}	Input Logic High Voltage	V _{REF} +0.200	V _{DDQ} +V _{peak}	V
V _{IL}	Input Logic High Voltage	V _{SSQ} -V _{peak}	V _{REF} -0.200	V

AC Operating Test Characteristics(V_{DD}=1.8V±0.1V)

Symbol	Parameter	-187 (DDR2-1066)		-25 (DDR2-800)		Units
		Min.	Max.	Min.	Max.	
t _{AC}	DQ output access from CLK ₀ /CLK ₁	-350	350	-400	400	ps
t _{DQSK}	DQS output access from CLK ₀ /CLK ₁	-350	350	-350	350	ps
t _{CL} , t _{CH}	CL low/high level width	0.48	0.52	0.48	0.52	t _{CK}
t _{CK}	Clock Cycle Time	1.875	8	2.5	8	ns
t _{DS}	DQ and DM setup time	0	-	50	-	ps
t _{DH}	DQ and DM hold time	75	-	125	-	ps
t _{DIPW}	DQ and DM input pulse width for each input	0.35	-	0.35	-	t _{CK}
t _{HZ}	Data out high impedance time from CLK ₀ /CLK ₁	-	t _{AC} (max)	-	t _{AC} (max)	ns
t _{LZ (DQ)}	DQ low impedance time from CLK ₀ /CLK ₁	2*t _{AC} (min)	t _{AC} (max)	2*t _{AC} (min)	t _{AC} (max)	ns
t _{LZ (DQS)}	DQS, /DQS low impedance time from CLK ₀ /CLK ₁	t _{AC} (min)	t _{AC} (max)	t _{AC} (min)	t _{AC} (max)	ns
t _{DQSQ}	DQS-DQ skew for associated DQ signal	-	175	-	200	ps
t _{QHS}	Data hold skew factor	-	250	-	300	ps
t _{DQSS}	Write command to first latching DQS transition	-0.25	0.25	-0.25	0.25	t _{CK}
t _{DQSL} , t _{DQSH}	DQS Low/High input pulse width	0.35	-	0.35	-	t _{CK}
t _{DSL} , t _{DSH}	DQS input valid window	0.20	-	0.20	-	t _{CK}
t _{MRD}	Mode Register Set command cycle time	2	-	2	-	t _{CK}
t _{WPRES}	Write Preamble setup time	0	-	0	-	ns
t _{WPRE}	Write Preamble	0.35	-	0.35	-	t _{CK}
t _{WPST}	Write Postamble	0.4	0.6	0.4	0.6	t _{CK}
t _{IS}	Address/control input setup time (fast slew rate)	125	-	175	-	ps
t _{IH}	Address/control input hold time (fast slew rate)	200	-	250	-	ps
t _{RPRE}	Read Preamble	0.9	1.1	0.9	1.1	t _{CK}

AC Operating Test Characteristics (Continued)

(VDD=1.8V±0.1V)

Symbol	Parameter	-187 (DDR2-1066)		-25 (DDR2-800)		Units
		Min.	Max.	Min.	Max.	
t _{RPST}	Read Postamble	0.4	0.6	0.4	0.6	t _{CK}
t _{RAS}	Active to Precharge command period	45	70k	45	70k	ns
t _{RC}	Active to Active command period	57.5	-	57.5	-	ns
t _{RFC}	Auto Refresh Row Cycle Time	127.5	-	127.5	-	ns
t _{RCD}	Active to Read or Write delay	12.5	-	12.5	-	ns
t _{RP}	Precharge command period	12.5	-	12.5	-	ns
t _{RRD}	Active bank A to B command period	7.5	-	7.5	-	ns
t _{CCD}	Column address to column address delay	2	-	2	-	t _{CK}
t _{WR}	Write recover time	15	-	15	-	ns
t _{DAL}	Auto precharge write recovery + precharge time	t _{RP} + t _{WR}	-	t _{RP} + t _{WR}	-	ns
t _{XARD}	Exit active power-down mode to read command (fast exit)	3	-	2	-	t _{CK}
t _{XARDS}	Exit active power-down mode to read command (slow exit)	10-AL	-	8-AL	-	t _{CK}
t _{XP}	Exit precharge power-down to any non-read command	3	-	2	-	t _{CK}
t _{WTR}	Internal write to read command delay	7.5	-	7.5	-	ns
t _{RTP}	Internal read to precharge delay	7.5	-	7.5	-	ns
t _{XSNR}	Exit self Refresh to non-read command	t _{RFC} +10	-	t _{RFC} +10	-	ns
t _{XSRD}	Exit self Refresh to read command	200	-	200	-	t _{CK}
t _{REFI}	Average periodic refresh interval	-	7.8	-	7.8	us
t _{CKE}	CKE minimum pulse width	3	-	3	-	t _{CK}
t _{FAW}	Four active to Row active delay (same bank)	35		35		ns
t _{OIT}	OCD drive mode output delay	0	12	0	12	ns

AC Operating Test Characteristics (Continued)

(VDD=1.8V±0.1V)

Symbol	Parameter	Speed 800		Units
		Min.	Max.	
t _{AOND}	ODT turn-on delay	2	2	t _{CK}
t _{AOFD}	ODT turn-off delay	2.5	2.5	t _{CK}
t _{AON}	ODT turn-on ^(Note1)	t _{AC(min.)}	t _{AC(max)} + 0.7	ns
t _{AOF}	ODT turn-off ^(Note2)	t _{AC(min.)}	t _{AC(max)} + 0.6	ns
t _{AONPD}	ODT turn-on in power-down mode	t _{AC(min.)} + 2	2*t _{CK} + t _{AC(max)} + 1	ns
t _{AOFPD}	ODT turn-off in power-down mode	t _{AC(min.)} + 2	2.5*t _{CK} + t _{AC(max)} + 1	ns
t _{ANPD}	ODT to power-down mode entry latency	3	-	t _{CK}
t _{AXPD}	ODT power-down exit latency	8	-	t _{CK}


(VDD=1.8V±0.1V)

Symbol	Parameter	Speed 1066		Units
		Min.	Max.	
t _{AOND}	ODT turn-on delay	2	2	t _{CK}
t _{AOFD}	ODT turn-off delay	2.5	2.5	t _{CK}
t _{AON}	ODT turn-on ^(Note1)	t _{AC(min.)}	t _{AC(max)} + 2.575	ns
t _{AOF}	ODT turn-off ^(Note2)	t _{AC(min.)}	t _{AC(max)} + 0.6	ns
t _{AONPD}	ODT turn-on in power-down mode	t _{AC(min.)} + 2	2*t _{CK} + t _{AC(max)} + 1	ns
t _{AOFPD}	ODT turn-off in power-down mode	t _{AC(min.)} + 2	2.5*t _{CK} + t _{AC(max)} + 1	ns
t _{ANPD}	ODT to power-down mode entry latency	2.5	-	t _{CK}
t _{AXPD}	ODT power-down exit latency	11	-	t _{CK}

Note 1: ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measure from t_{AOND}.

Note 2: ODT turn off time min is when the device starts to turn off ODT resistance ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD}.

Simplified State Diagram



1. Command Truth Table

Command	Symbol	CKE		/CS	/RAS	/CAS	/WE	BA0 ~ BA2	A10	A12~A0
		n-1	N							
Device Deselect	DESL	H	X	H	X	X	X	X	X	X
No Operation	NOP	H	X	L	H	H	H	X	X	X
Read	READ	H	H	L	H	L	H	V	L	V
Read with Auto Pre-charge	READA	H	H	L	H	L	H	V	H	V
Write	WRIT	H	H	L	H	L	L	V	L	V
Write with Auto Pre-charge	WRITA	H	H	L	H	L	L	V	H	V
Bank Activate	ACT	H	H	L	L	H	H	V	V	V
Pre-charge Select Bank	PRE	H	H	L	L	H	L	V	L	X
Pre-charge All Banks	PALL	H	H	L	L	H	L	X	H	X
(Ext.) Mode Register Set	EMRS	H	H	L	L	L	L	V*	V	V
Auto Refresh	REF	H	H	L	L	L	H	X	X	X
Self refresh entry	SELF	H	L	L	L	L	H	X	X	X
Power Down Entry	PDEN	H	L	H	X	X	X	X	X	X
		H	L	L	H	H	H	X	X	X
Power Down Exit	PDEX	L	H	H	X	X	X	X	X	X
		L	H	L	H	H	H	X	X	X

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

* Please refers to the MRS, EMRS(1) & EMRS(2) setting

2. CKE Truth Table

Item	Command	Symbol	CKE		/CS	/RAS	/CAS	/WE	Addr.
			n-1	n					
Any state	<i>*Note1</i>	-	H	H	V	V	V	V	V
All Bank Idle	Self Refresh Entry	SELF	H	L	L	L	L	H	X
Self Refresh	Self Refresh Exit	NOP	L	H	L	H	H	H	X
		DESL	L	H	H	X	X	X	X
All Bank Idle	Active or Precharge Power Down Entry	DESL	H	L	H	X	X	X	X
		NOP	H	L	L	H	H	H	X
Power Down	Power Down Exit	DESL	L	H	H	X	X	X	X
		NOP	L	H	L	H	H	H	X
Power Down	Maintain power down	-	L	L	X	X	X	X	X
Self Refresh	Maintain self refresh	-	L	L	X	X	X	X	X

H = High level, L = Low level, X = High or Low level (Don't care)

Note1: Must be legal commands as defined in the command truth table. And any state other than list above.

3. Operative Command Table

Current State	/CS	/R	/C	/W	Addr.	Command	Action
Idle	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	NOP
	L	H	L	H	BA/CA/A10	READ/READA	ILLEGAL (<i>Note 1</i>)
	L	H	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (<i>Note 1</i>)
	L	L	H	H	BA/RA	ACT	Bank active,Latch RA
	L	L	H	L	BA, A10	PRE/PREA	NOP(<i>Note 3</i>)
	L	L	L	H	X	REF/SELF	Auto/Self refresh(<i>Note 4</i>)
	L	L	L	L	Op-Code, Mode-Add	MRS/EMRS(1)(2)	Mode register
Bank Active	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	NOP
	L	H	L	H	BA/CA/A10	READ/READA	Begin read,Latch CA, Determine auto-precharge
	L	H	L	L	BA/CA/A10	WRIT/WRITA	Begin write,Latch CA, Determine auto-precharge
	L	L	H	H	BA/RA	ACT	ILLEGAL (<i>Note 1</i>)
	L	L	H	L	BA/A10	PRE/PREA	Precharge/Precharge all
	L	L	L	H	X	REF/SELF	ILLEGAL (<i>Note 1</i>)
	L	L	L	L	Op-Code, Mode-Add	MRS/EMRS(1)(2)	ILLEGAL (<i>Note 1</i>)
Read	H	X	X	X	X	DESL	Row Active(Continue burst to end)
	L	H	H	H	X	NOP	Row Active(Continue burst to end)
	L	H	L	H	BA/CA/A10	READ/READA	Burst Interrupt
	L	H	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL(<i>Note 1</i>)
	L	L	H	H	BA/RA	ACT	ILLEGAL (<i>Note 1</i>)
	L	L	H	L	BA, A10	PRE/PREA	ILLEGAL (<i>Note 1</i>)
	L	L	L	H	X	REF/SELF	ILLEGAL (<i>Note 1</i>)
	L	L	L	L	Op-Code, Mode-Add	MRS/EMRS(1)(2)	ILLEGAL (<i>Note 1</i>)
Write	H	X	X	X	X	DESL	Write recovering (Continue burst to end)
	L	H	H	H	X	NOP	Write recovering (Continue burst to end)
	L	H	L	H	BA/CA/A10	READ/READA	ILLEGAL(<i>Note 1</i>)
	L	H	L	L	BA/CA/A10	WRIT/WRITA	Burst Interrupt
	L	L	H	H	BA/RA	ACT	ILLEGAL (<i>Note 1</i>)
	L	L	H	L	BA, A10	PRE/PREA	ILLEGAL (<i>Note 1</i>)
	L	L	L	H	X	REF/SELF	ILLEGAL (<i>Note 1</i>)
	L	L	L	L	Op-Code,	MRS/EMRS(1)(2)	ILLEGAL (<i>Note 1</i>)

3. Operative Command Table (Continued)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
Read with AP	H	X	X	X	X	DESL	Precharging (Continue burst to end)
	L	H	H	H	X	NOP	Precharging (Continue burst to end)
	L	H	L	H	BA/CA/A10	READ/READA	ILLEGAL (<i>Note 1</i>)
	L	H	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (<i>Note 1</i>)
	L	L	H	H	BA/A10	ACT	ILLEGAL (<i>Note 1</i>)
	L	L	H	L	BA/A10	PRE/PREA	ILLEGAL (<i>Note 1</i>)
	L	L	L	H	X	REF/SELF	ILLEGAL (<i>Note 1</i>)
	L	L	L	L	Op-Code, Mode-Add	MRS/EMRS(1)(2)	ILLEGAL (<i>Note 1</i>)
Write with AP	H	X	X	X	X	DESL	Write recover with auto precharge (Continue burst to end)
	L	H	H	H	X	NOP	Write recover with auto precharge (Continue burst to end)
	L	H	L	H	BA/CA/A10	READ/READA	ILLEGAL (<i>Note 1</i>)
	L	H	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (<i>Note 1</i>)
	L	L	H	H	BA/RA	ACT	ILLEGAL (<i>Note 1</i>)
	L	L	H	L	BA/A10	PRE/PREA	ILLEGAL (<i>Note 1</i>)
	L	L	L	H	X	REF/SELF	ILLEGAL (<i>Note 1</i>)
	L	L	L	L	Op-Code, Mode-Add	MRS/EMRS(1)(2)	ILLEGAL (<i>Note 1</i>)
Pre-charging	H	X	X	X	X	DESL	NOP(idle after tRP)
	L	H	H	H	X	NOP	NOP(idle after tRP)
	L	H	L	H	BA/CA/A10	READ/READA	ILLEGAL (<i>Note 1</i>)
	L	H	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (<i>Note 1</i>)
	L	L	H	H	BA/RA	ACT	ILLEGAL (<i>Note 1</i>)
	L	L	H	L	BA/A10	PRE/PREA	NOP(idle after tRP) (<i>Note 3</i>)
	L	L	L	H	X	REF/SELF	ILLEGAL (<i>Note 1</i>)
	L	L	L	L	Op-Code, Mode-Add	MRS/EMRS(1)(2)	ILLEGAL (<i>Note 1</i>)
Row Activating	H	X	X	X	X	DESL	NOP(Row active after tRCD)
	L	H	H	H	X	NOP	NOP(Row active after tRCD)
	L	H	L	H	BA/CA/A10	READ/READA	ILLEGAL (<i>Note 1</i>)
	L	H	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (<i>Note 1</i>)
	L	L	H	H	BA/RA	ACT	ILLEGAL (<i>Note 1</i>)
	L	L	H	L	BA/A10	PRE/PREA	ILLEGAL (<i>Note 1</i>)
	L	L	L	H	X	REF/SELF	ILLEGAL (<i>Note 1</i>)
	L	L	L	L	Op-Code, Mode-Add	MRS/EMRS(1)(2)	ILLEGAL (<i>Note 1</i>)

H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

3. Operative Command Table (Continued)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
Write Recovering	H	X	X	X	X	DESL	NOP (enter bank active after tWR)
	L	H	H	H	X	NOP	NOP (enter bank active after tWR)
	L	H	L	H	BA/CA/A10	READ	ILLEGAL (<i>Note 1</i>)
	L	H	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP
	L	L	H	H	BA/RA	ACT	ILLEGAL (<i>Note 1</i>)
	L	L	H	L	BA/A10	PRE/PREA	ILLEGAL (<i>Note 1</i>)
	L	L	L	H	X	REF/SELF	ILLEGAL (<i>Note 1</i>)
	L	L	L	L	Op-Code, Mode-Add	MRS/EMRS(1)(2)	ILLEGAL (<i>Note 1</i>)
Refreshing	H	X	X	X	X	DESL	NOP(idle after tRFC)
	L	H	H	H	X	NOP	NOP(idle after tRFC)
	L	H	L	H	BA/CA/A10	READ/READA	ILLEGAL (<i>Note 1</i>)
	L	H	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (<i>Note 1</i>)
	L	L	H	H	BA/RA	ACT	ILLEGAL (<i>Note 1</i>)
	L	L	H	L	BA/A10	PRE/PREA	ILLEGAL (<i>Note 1</i>)
	L	L	L	H	X	REF/SELF	ILLEGAL (<i>Note 1</i>)
	L	L	L	L	Op-Code, Mode-Add	MRS/EMRS(1)(2)	ILLEGAL (<i>Note 1</i>)

H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

Note 1: ILLEGAL to bank in specified states;

Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.

Note 2: Must satisfy bus contention, bus turn around, and/or write recovery requirements.

Note 3: NOP to bank precharging or in idle state. May precharge bank indicated by BA.

Note 4: ILLEGAL of any bank is not idle.

4. Command Truth Table for CKE

Current State	C	KE	/CS	/R	/C	/W	Addr.	Action
Self Refresh	H	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	Exist Self-Refresh
	L	H	L	H	H	H	X	Exist Self-Refresh
	L	H	L	H	H	L	X	ILLEGAL
	L	H	L	H	L	X	X	ILLEGAL
	L	H	L	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	X	NOP(Maintain self refresh)
Both bank precharge power down	H	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	Exist Power down
	L	H	L	H	H	H	X	Exist Power down
	L	H	L	H	H	L	X	ILLEGAL
	L	H	L	H	L	X	X	ILLEGAL
	L	H	L	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	X	NOP(Maintain Power down)
All Banks Idle	H	H	X	X	X	X	X	Refer to function true table
	H	L	H	X	X	X	X	Enter power down mode(Note 3)
	H	L	L	H	H	H	X	Enter power down mode(Note 3)
	H	L	L	H	H	L	X	ILLEGAL
	H	L	L	H	L	X	X	ILLEGAL
	H	L	L	L	H	H	RA	Row active/Bank active
	H	L	L	L	L	H	X	Enter self-refresh(Note 3)
	H	L	L	L	L	L	Op-Code	Mode register access
	H	L	L	L	L	L	Op-Code	Special mode register access
	L	X	X	X	X	X	X	Refer to current state
Any state other than listed above	H	H	X	X	X	X	X	Refer to command truth table

H = High level, L = Low level, X = High or Low level (Don't care)

Notes 1: After CKE's low to high transition to exist self refresh mode. And a time of $t_{RC}(\text{min})$ has to be Elapse after CKE's low to high transition to issue a new command.

Notes 2: CKE low to high transition is asynchronous as if restarts internal clock.

Notes 3: Power down and self refresh can be entered only from the idle state of all banks.

5. Bank Selection Signal Table

Bank\Signal	BA0	BA1	BA2
Bank0	L	L	L
Bank1	H	L	L
Bank2	L	H	L
Bank3	H	H	L
Bank4	L	L	H
Bank5	H	L	H
Bank6	L	H	H
Bank7	H	H	H


Note: H: VIH, L: VIL

Initialization

The following sequence is required for power-up and initialization and is shown in below Figure:

1. Apply power and attempt to maintain CKE below $0.2 \times VDDQ$ and ODT at a low state (all other inputs may be undefined). To guarantee ODT off, VREF must be valid and a low level must be applied to the ODT pin.
- VDD, VDDL and VDDQ are driven from a single power converter output, and VTT is limited to 0.95 V max, and VREF tracks VDDQ/2 or
- Apply VDD before or at the same time as VDDL; Apply VDDL before or at the same time as VDDQ;
- Apply VDDQ before or at the same time as VTT & VREF. at least one of these two sets of conditions must be met.
2. Start clock (CK, /CK) and maintain stable power and clock condition for a minimum of 200 μ s.
3. Apply NOP or Deselect commands & take CKE high.
4. Wait minimum of 400ns, then issue a Precharge-all command.
5. Issue Reserved command EMRS(2) or EMRS(3).
6. Issue EMRS(1) command to enable DLL. (A0=0 and BA0=1 and BA1=0)
7. Issue MRS Command (Mode Register Set) for "DLL reset". (A8=1 and BA0=BA1=0)
8. Issue Precharge-All command.
9. Issue 2 or more Auto-Refresh commands.
10. Issue a MRS command with low on A8 to initialize device operation. (Without resetting the DLL)
11. At least 200 clocks after step 8, execute OCD Calibration (Off Chip Driver impedance adjustment). If OCD calibration is not used, EMRS OCD Default command (A9=A8=A7=1) followed by EMRS(1) OCD Calibration Mode Exit command (A9=A8=A7=0) must be issued with other parameters of EMRS(1).
12. The DDR2 SDRAM is now initialized and ready for normal operation.

Initialization Sequence after Power Up



Mode Register Definition***Mode Register Set***


The mode register stores the data for controlling the various operating modes of DDR2 SDRAM which contains addressing mode, burst length, /CAS latency, WR (write recovery), test mode, DLL reset and various vendor's specific opinions.

The defaults value of the register is not defined, so the mode register must be written after power up for proper DDR2 SDRAM operation. The mode register is written by asserting low on /CS, /RAS, /CAS, /WE and BA0/1. The state of the address pins A0-A12 in the same cycle as /CS, /RAS, /CAS, /WE and BA0/1 going low is written in the mode register.

Two clock cycles are requested to complete the write operation in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operating as long as all banks are in the idle state.

The mode register is divided into various fields depending on functionality. The burst length uses A0-A2, addressing mode uses A3, /CAS latency (read latency from column address) uses A4-A6. A7 is used for test mode. A8 is used for DDR reset. A9 ~ A11 are used for write recovery time (WR), A7 must be set to low for normal MRS operation. With address bit A12 two Power-Down modes can be selected, a "standard mode" and a "low-power" Power-Down mode.

Address input for Mode Register Set



Note1. Active power down exit time's fast exit (A12=0) use t_{XARD} and slow exit (A12=1) use t_{XARDS} .

Note2. A13 is reserved for future use.

Note3. BA2 is reserved for future use

Burst Type (A3)

Burst Length	A2	A1	A0	Sequential Addressing	Interleave Addressing
4	X	0	0	0 1 2 3	0 1 2 3
	X	0	1	1 2 3 0	1 0 3 2
	X	1	0	2 3 0 1	2 3 0 1
	X	1	1	3 0 1 2	3 2 1 0
8	0	0	0	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7
	0	0	1	1 2 3 4 5 6 7 0	1 0 3 2 5 4 7 6
	0	1	0	2 3 4 5 6 7 0 1	2 3 0 1 6 7 4 5
	0	1	1	3 4 5 6 7 0 1 2	3 2 1 0 7 6 5 4
	1	0	0	4 5 6 7 0 1 2 3	4 5 6 7 0 1 2 3
	1	0	1	5 6 7 0 1 2 3 4	5 4 7 6 1 0 3 2
	1	1	0	6 7 0 1 2 3 4 5	6 7 4 5 2 3 0 1
	1	1	1	7 0 1 2 3 4 5 6	7 6 5 4 3 2 1 0

*Page length is a function of I/O organization and column addressing

Write Recovery


WR (Write Recovery) is for Writes with Auto-Precharge only and defines the time when the device starts pre-charge internally. WR must be programmed to match the minimum requirement for the analogue t_{WR} timing.

Power-Down Mode

Active power-down (PD) mode is defined by bit A12. PD mode allows the user to determine the active power-down mode, which determines performance vs. power savings. PD mode bit A12 does not apply to precharge power-down mode. When bit A12 = 0, standard Active Power-down mode or 'fast-exit' active power-down mode is enabled. The t_{XARD} parameter is used for 'fast-exit' active power-down exit timing. The DLL is expected to be enabled and running during this mode. When bit M12 = 1, a lower power active power-down mode or 'slow-exit' active power-down mode is enabled. The t_{XARDS} parameter is used for 'slow-exit' active power-down exit timing. The DLL can be enabled, but 'frozen' during active power-down mode since the exit-to-READ command timing is relaxed. The power difference expected between PD 'normal' and PD 'low-power' mode is defined in the IDD table.

Extended Mode Register Set EMRS(1)

The EMRS (1) is written by asserting low on /CS, /RAS, /CAS, /WE,BA1 and high on BA0 (The DDR2 should be in all bank pre-charge with CKE already prior to writing into the extended mode register.) The extended mode register EMRS(1) stores the data for enabling or disabling the DLL, output driver strength, additive latency, OCD program, ODT, DQS and output buffers disable, RQDS and RDQS enable. The default value of the extended mode register EMRS(1) is not defined, therefore the extended mode register must be written after power-up for proper operation. The mode register set command cycle time (t_{MRD}) must be satisfied to complete the write operation to the EMRS(1). Mode register contents can be changed using the same command and clock cycle requirements during normal operation when all banks are in pre-charge state.



Note1. For DDR2-1066, the "Rtt" must be set to 50 ohm (A2 = 1 & A6 = 1).

Note2. A13 is reserved for future use.

Note3. BA2 is reserved for future use.

Output Drive Strength

The output drive strength is defined by bit A1. Normal drive strength outputs are specified to be SSTL_18.

Programming bit A1 = 0 selects normal (100 %) drive strength for all outputs.

Programming bit A1 = 1 will reduce all outputs to approximately 60 % of the SSTL_18 drive strength.

This option is intended for the support of the lighter load and/or point-to-point environments.

Single-ended and Differential Data Strobe Signals

EMRS		Strobe Function Matrix				Signals
A11 (/RDQS Enable)	A10 (/DQS Enable)	RDQS DM	/RDQS	DQS	/DQS	
0 (Disable)	0 (Enable)	DM	Hi-Z	DQS	/DQS	Differential DQS signal
0 (Disable)	1 (Disable)	DM	Hi-Z	DQS	Hi-Z	Single-ended DQS signal
1 (Enable)	0 (Enable)	RDQS	/RDQS	DQS	/DQS	Differential DQS signal
1 (Enable)	1 (Disable)	RDQS	Hi-Z	DQS	Hi-Z	Single-ended DQS signal

Output Disable (Qoff)

Under normal operation, the DRAM outputs are enabled during Read operation for driving data Qoff bit in the EMRS(1) is set to (0). When the Qoff bit is set to 1, the DRAM outputs will be disabled. Disabling the DRAM outputs allows users to measure IDD currents during Read operations, without including the output buffer current.

Address input for Extended Mode Register Set EMRS(2)

EMRS (2) Programming: Reserved

BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


* 1: BA1 and BA0 must be programmed to 0 when setting the mode register during initialization.

On-Die Termination (ODT)

ODT (On-Die Termination) is a new feature on DDR2 components that allows a DRAM to turn on/off termination resistance for each UDQ, LDQ, UDQS, LDQS, UDM and LDM signal via the ODT control pin for x16 configuration, where UDQS and LDQS are terminated only when enabled in the EMRS(1) by address bit A10 = 0.

The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all DRAM devices. The ODT function can be used for all active and standby modes. ODT is turned off and not supported in Self- Refresh mode.

ODT Function



Switch sw1 or sw2 is enabled by the ODT pin. Selection between sw1 or sw2 is determined by “Rtt (nominal)” in EMRS(1) address bits A6 & A2. Target $R_{tt} = 0.5 * R_{val1}$ or $0.5 * R_{val2}$.

The ODT pin will be ignored if the EMRS(1) is programmed to disable ODT.

Package Description: 60Ball-FBGA

Solder ball: Lead free (Sn-Ag-Cu)

