

- Advanced Process Technology
- Surface Mount (IRF520NS)
- Low-profile through-hole (IRF520NL)
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated


TO-263

TO-262



Description

The D2Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D2Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application. The through-hole version (IRF520NL) is available for low-profile applications.



Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ⑤	9.7	
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ⑤	6.8	A
I_{DM}	Pulsed Drain Current ①⑤	38	
$P_D @ T_A = 25^\circ C$	Power Dissipation	3.8	W
$P_D @ T_C = 25^\circ C$	Power Dissipation	48	W
	Linear Derating Factor	0.32	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy②⑤	91	mJ
I_{AR}	Avalanche Current①	5.7	A
E_{AR}	Repetitive Avalanche Energy①	4.8	mJ
dv/dt	Peak Diode Recovery dv/dt ③⑤	5.0	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	


Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{θJC}$	Junction-to-Case	—	3.1	
$R_{θJA}$	Junction-to-Ambient (PCB Mounted,steady-state)**	—	40	°C/W

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	100	—	—	V	$V_{\text{GS}} = 0\text{V}$, $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.11	—	V°C	Reference to 25°C , $I_D = 1\text{mA}$ ⑤
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.20	Ω	$V_{\text{GS}} = 10\text{V}$, $I_D = 5.7\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = 250\mu\text{A}$
g_{fs}	Forward Transconductance	2.7	—	—	S	$V_{\text{DS}} = 25\text{V}$, $I_D = 5.7\text{A}$ ⑤
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{\text{DS}} = 100\text{V}$, $V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 80\text{V}$, $V_{\text{GS}} = 0\text{V}$, $T_J = 150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -20\text{V}$
Q_g	Total Gate Charge	—	—	25	nC	$I_D = 5.7\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	4.8		$V_{\text{DS}} = 80\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	11		$V_{\text{GS}} = 10\text{V}$, See Fig. 6 and 13 ④ ⑤
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	4.5	—	ns	$V_{\text{DD}} = 50\text{V}$
t_r	Rise Time	—	23	—		$I_D = 5.7\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	32	—		$R_G = 22\Omega$
t_f	Fall Time	—	23	—		$R_D = 8.6\Omega$, See Fig. 10 ④ ⑤
L_s	Internal Source Inductance	—	7.5	—	nH	Between lead, and center of die contact
C_{iss}	Input Capacitance	—	330	—	pF	$V_{\text{GS}} = 0\text{V}$
C_{oss}	Output Capacitance	—	92	—		$V_{\text{DS}} = 25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	54	—		$f = 1.0\text{MHz}$, See Fig. 5 ⑤

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_s	Continuous Source Current (Body Diode)	—	—	9.7	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ① ⑤	—	—	38		
V_{SD}	Diode Forward Voltage	—	—	1.3		$T_J = 25^\circ\text{C}$, $I_s = 5.7\text{A}$, $V_{\text{GS}} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	99	150		$T_J = 25^\circ\text{C}$, $I_F = 5.7\text{A}$
Q_{rr}	Reverse Recovery Charge	—	390	580	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ④ ⑤
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_s + L_D$)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)

④ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.

② $V_{\text{DD}} = 25\text{V}$, starting $T_J = 25^\circ\text{C}$, $L = 4.7\text{mH}$
 $R_G = 25\Omega$, $I_{\text{AS}} = 5.7\text{A}$. (See Figure 12)

⑤ Uses IRF520N data and test conditions

③ $I_{\text{SD}} \leq 5.7\text{A}$, $di/dt \leq 240\text{A}/\mu\text{s}$, $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$,
 $T_J \leq 175^\circ\text{C}$




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit




* $V_{GS} = 5V$ for Logic Level Devices

Fig 14. For N-Channel HEXFETS




IRF520NS/L

D²Pak Package Outline



Part Marking Information

D²Pak






IRF520NS/L


Package Outline

TO-262 Outline



Part Marking Information

TO-262





IRF520NS/L

Tape & Reel Information
D²Pak

