

DLOGY Wideband IQ Demodulator with IIP2 and DC Offset Control

FEATURES

- 400MHz to 4GHz Operating Frequency
- High IIP3: 28.7dBm at 700MHz, 25.7dBm at 1.95GHz
- High IIP2: 70dBm at 700MHz, 60dBm at 1.95GHz
- User Adjustable IIP2 Up to 80dBm
- User Adjustable DC Offset Null
- High Input P1dB: 16dBm at 1950MHz
- I/Q Bandwidth of 530MHz or Higher
- Image Rejection: 43dB at 1950MHz
- Noise Figure: 13.5dB at 700MHz
 - 12.7dB at 1.95GHz
- Conversion Gain: 2.0dB at 700MHz
 - 2.4dB at 1.95GHz
- Single-Ended RF with On-Chip Transformer
- Shutdown Mode
- Operating Temperature Range (T_C): -40°C to 105°C
- 24-Lead 4mm × 4mm QFN Package

APPLICATIONS

- LTE/W-CDMA/TD-SCDMA Base Station Receivers
- Wideband DPD Receivers
- Point-To-Point Broadband Radios
- High Linearity Direct Conversion I/Q Receivers
- Image Rejection Receivers

DESCRIPTION


The LTC®5585 is a direct conversion quadrature demodulator optimized for high linearity receiver applications in the 400MHz to 4GHz frequency range. It is suitable for communications receivers where an RF signal is directly converted into I and Q baseband signals with bandwidth of 530MHz or higher. The LTC5585 incorporates balanced I and Q mixers, LO buffer amplifiers and a precision, high frequency quadrature phase shifter. The integrated on-chip broadband transformer provides a single-ended interface at the RF input with simple off-chip L-C matching. In addition, the LTC5585 provides four analog control voltage interface pins for IIP2 and DC offset correction, greatly simplifying system calibration.

The high linearity of the LTC5585 provides excellent spurfree dynamic range for the receiver. This direct conversion demodulator can eliminate the need for intermediate frequency (IF) signal processing, as well as the corresponding requirements for image filtering and IF filtering. These I/Q outputs can interface directly to channel-select filters (LPFs) or to baseband amplifiers.


7, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION

Direct Conversion Receiver with IIP2 and DC Offset Calibration



IIP2 vs IP2I, IP2Q Trim Voltage






ABSOLUTE MAXIMUM RATINGS

(Note 1)

V _{CC} Supply Voltage	0.3V to 5.5V
V _{CAP} Voltage	V _{CC} ±0.05V
I ⁻ , I ⁺ , Q ⁺ , Q ⁻ , CMI, CMQ Voltage	$2.5V \text{ to } V_{CC} + 0.3V$
Voltage on Any Other Pin	$-0.3V$ to $V_{CC} + 0.3V$
LO+, LO-, RF Input Power	20dBm
RF Input DC Voltage	±0.1V
Maximum Junction Temperature (T _{JN}	_{1AX})150°C
Operating Temperature Range (T _C)	
Storage Temperature Range	65°C to 150°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC5585IUF#PBF	LTC5585IUF#TRPBF	5585	24-Lead (4mm x 4mm) Plastic QFN	-40°C to 105°C

Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS $T_C = 25^{\circ}C$, $V_{CC} = 5V$, EN = 5V, EDC = EIP2 = 0V, REF = IP2I = IP2Q = DC0I = DC0Q = 0.5V, $P_{RF} = -5dBm$ (-5dBm/tone for 2-tone IIP2 and IIP3 tests), $P_{L0} = 6dBm$, unless otherwise noted. (Notes 2, 3, 5, 6, 9)

SYMBOL	PARAMETER	CONDITIONS	MIN TYP MAX	UNITS
f _{RF(RANGE)}	RF Input Frequency Range	(Note 12)	0.4 to 4.0	GHz
f _{LO(RANGE)}	LO Input Frequency Range	(Note 12)	0.4 to 4.0	GHz
P _{LO(RANGE)}	LO Input Power Range	(Note 12)	0 to 10	dBm
f _{RF1} = 700MH	z, f _{RF2} = 701MHz, f _{L0} = 690MHz, L6 = 2.7pF,	C19 = 1.0pF, L5 = 12nH, C14 = 5.6pF		
f _{RF(MATCH)}	RF Input Frequency Range	Return Loss > 10dB	680 to 870	MHz
f _{LO(MATCH)}	LO Input Frequency Range	Return Loss > 10dB	690 to 820	MHz
G_V	Voltage Conversion Gain	Loaded with 100Ω Pull-Up (Note 8)	2.0	dB
NF	Noise Figure	Double-Side Band (Note 4)	13.5	dB
NF _{BLOCKING}	Noise Figure Under Blocking Conditions	Double-Side Band, P _{RF} = 0dBm (Note 7)	15.5	dB
IIP3	Input 3rd Order Intercept		28.7	dBm
IIP2	Input 2nd Order Intercept	Unadjusted, EIP2 = 0V	70	dBm
IIP2 _{OPT}	Optimized Input 2nd Order Intercept	EIP2 = 5V, IP2I, IP2Q Adjusted for Minimum IM2	80	dBm
P1dB	Input 1dB Compression		16	dBm



SYMBOL	PARAMETER	CONDITIONS	MIN TYP MAX	UNITS
DC _{OFFSET}	DC Offset at I/Q Outputs	Unadjusted, EDC = 0V (Note 13)	4	mV
ΔG	I/Q Gain Mismatch		0.05	dB
Δφ	I/Q Phase Mismatch		0.3	Deg
IRR	Image Rejection Ratio	(Note 10)	48	dB
LO-RF	LO to RF Leakage		-64	dBm
RF-L0	RF to LO Isolation		60	dB
f _{RF1} = 1950N		.2pF, C19 = 5.1nH, L5 = 1.0pF, C13 = 5.1nH		
f _{RF(MATCH)}	RF Input Frequency Range	Return Loss > 10dB	1.6 to 2.1	GHz
f _{LO(MATCH)}	LO Input Frequency Range	Return Loss > 10dB	1.85 to 2.05	GHz
G_V	Voltage Conversion Gain	Loaded with 100Ω Pull-Up (Note 8)	2.4	dB
NF	Noise Figure	Double-Side Band (Note 4)	12.7	dB
IIP3	Input 3rd Order Intercept		25.7	dBm
IIP2	Input 2nd Order Intercept	Unadjusted, EIP2 = 0V	60	dBm
IIP2 _{OPT}	Optimized Input 2nd Order Intercept	EIP2 = 5V, IP2I, IP2Q Adjusted for Minimum IM2	80	dBm
P1dB	Input 1dB Compression		16	dBm
DC _{OFFSET}	DC Offset at I/Q Outputs	Unadjusted, EDC = 0V (Note 13)	7	mV
ΔG	I/Q Gain Mismatch		0.05	dB
Δφ	I/Q Phase Mismatch		0.7	Deg
IRR	Image Rejection Ratio	(Note 10)	43	dB
LO-RF	LO to RF Leakage		-49	dBm
RF-LO	RF to LO Isolation		58	dB
$f_{RF1} = 2150N$	1Hz, $f_{RF2} = 2151MHz$, $f_{L0} = 2140MHz$, C17 =	1.5pF, L6 = 4.7nH, C19 = 0.5pF, L5 = 5.1nH, C14 = 0.5pF).7pF	
f _{RF(MATCH)}	RF Input Frequency Range	Return Loss > 10dB	2.03 to 2.36	GHz
f _{LO(MATCH)}	LO Input Frequency Range	Return Loss > 10dB	2.05 to 2.18	GHz
G_V	Voltage Conversion Gain	Loaded with 100Ω Pull-Up (Note 8)	2.3	dB
NF	Noise Figure	Double-Side Band (Note 4)	13.0	dB
NF _{BLOCKING}	Noise Figure Under Blocking Conditions	Double-Side Band, P _{RF} = 0dBm (Note 7)	14.6	dB
IIP3	Input 3rd Order Intercept		25.9	dBm
IIP2	Input 2nd Order Intercept	Unadjusted, EIP2 = 0V	56	dBm
IIP2 _{OPT}	Optimized Input 2nd Order Intercept	EIP2 = 5V, IP2I, IP2Q Adjusted for Minimum IM2	80	dBm
P1dB	Input 1dB Compression		15	dBm
DC _{OFFSET}	DC Offset at I/Q Outputs	Unadjusted, EDC = 0V (Note 13)	6	mV
ΔG	I/Q Gain Mismatch		0.05	dB
Δφ	I/Q Phase Mismatch		1.0	Deg
IRR	Image Rejection Ratio	(Note 10)	40	dB
LO-RF	LO to RF Leakage		-50	dBm
RF-LO	RF to LO Isolation		60	dB
$f_{RF1} = 2600N$	1Hz, f _{RF2} = 2601MHz, f _{L0} = 2590MHz, C17 =			
f _{RF(MATCH)}	RF Input Frequency Range	Return Loss > 10dB	2.35 to 3.1	GHz
f _{LO(MATCH)}	LO Input Frequency Range	Return Loss > 10dB	2.47 to 2.65	GHz
G_V	Voltage Conversion Gain	Loaded with 100Ω Pull-Up (Note 8)	2.3	dB



NF _{BLDCKING} Noise Figure Under Blocking Conditions Double-Side Band, P _{BF} = OdBm (Note 7) 15.2 dB m Iliput 3rd Order Intercept 27.5 dBm Iliput 3rd Order Intercept Unadjusted, EIP2 = 0V 60 dBm IliP2 _{OFT} Minimum Input 2nd Order Intercept EIP2 = 5V, IP2I, IP2O Adjusted for Minimum IM2 80 dBm IliP2 _{OFT} Minimum Input 2nd Order Intercept EIP2 = 5V, IP2I, IP2O Adjusted for Minimum IM2 80 dBm IliP2 _{OFT} DC Offset at IV0 Outputs Unadjusted, EDC = 0V (Note 13) 8 mV Aφ I/Q Gain Mismatch 0.05 dB I/Q Gain Mismatch 1.0 Deg IRR Image Rejection Ratio (Note 10) 40 dB IRR Image Rejection Ratio (Note 10) 40 dB IRF-LO RF to LO Isolation 55 dBm IRF-LO RF to LO Isolation 55 dBm IRF-LO RF fround Transport Transport Transport Transport IRR Image Rejection Ratio (Note 10) 55 dBm IRF-LO RF fround Transport Transp	SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
IIP2	NF	Noise Figure	Double-Side Band (Note 4)		13.6		
IIP2	NF _{BLOCKING}	Noise Figure Under Blocking Conditions	Double-Side Band, P _{RF} = 0dBm (Note 7)		15.2		
IPP2opt	IIP3	Input 3rd Order Intercept			27.5		dBm
P1dB	IIP2	Input 2nd Order Intercept	Unadjusted, EIP2 = 0V		60		dBm
DC OFFSET DC Offset at I/O Outputs Unadjusted, EDC = 0V (Note 13) 8 mV	IIP2 _{OPT}	Minimum Input 2nd Order Intercept	EIP2 = 5V, IP2I, IP2Q Adjusted for Minimum IM2		80		dBm
AG I/Q Gain Mismatch 0.05 dB ΔΦ I/Q Phase Mismatch 1.0 Deg IRR Image Rejection Ratio (Note 10) 40 dB LC-RF LO to RF Leakage -46 dBm RF-LO RF to LO Isolation 55 dB fage(MATCH) RF to LO Isolation 55 dB fage(MATCH) RF Input Frequency Range Return Loss > 10dB 2.88 to 3.97 GHz fag(MATCH) NF Input Frequency Range Return Loss > 10dB 2.97 to 3.96 GHz GV Voltage Conversion Gain Loaded with 100Ω Pull-Up (Note 8) 0.3 dB NF Noise Figure Double-Side Band (Note 4) 17.1 dB IIP2 Input 3rd Order Intercept Unadjusted, EIP2 = 0V 52.5 dBm IIP2 Input 4nd Corder Intercept Unadjusted, EIP2 = 0V (Note 13) 16.5 mV AG I/Q Gain Mismatch 0.04 dB 0.04 dB DC-OFFSET DC Offset at I/Q Outputs Unadjusted, EDC = 0V (Note 13)	P1dB	Input 1dB Compression			15.5		dBm
1/0 Phase Mismatch 1.0 Deg Deg IRR Image Rejection Ratio (Note 10) 40 dB CO-RF LO to RF Leakage -46 dBm RFI-LO RFI to LO Isolation 5 dB dBm RFI-LO RFI to LO Isolation	DC _{OFFSET}	DC Offset at I/Q Outputs	Unadjusted, EDC = 0V (Note 13)		8		mV
Image Rejection Ratio (Note 10)	ΔG	I/Q Gain Mismatch			0.05		dB
1.0	Δφ	I/Q Phase Mismatch			1.0		Deg
RF-LO RF to LO Isolation 55	IRR	Image Rejection Ratio	(Note 10)		40		dB
In = 3500MHz, Inc = 3490MHz, It = 3490MHz, C17 = 0.6pF, L6 = 1.0nH, C13 = 0.7pF, L5 = Short, C14 = Open, Single-Ended LO (See Figure 14) In Figure 1 = 3500MHz, Inc = 3490MHz, C17 = 0.6pF, L6 = 1.0nH, C13 = 0.7pF, L5 = Short, C14 = Open, Single-Ended LO (See Figure 14) In Figure 1 = 3500MHz, Inc = 3490MHz, C17 = 0.6pF, L6 = 1.0nH, C13 = 0.7pF, L5 = Short, C14 = Open, Single-Ended LO (See Figure 14) In Figure 1 = 3500MHz, Inc = 3500MHz, Inc = 3500MHz, C17 = 0.6pF, L6 = 1.0nH, C13 = 0.7pF, L5 = Short, C14 = Open, Single-Ended LO (See Figure 14) In Figure 1 = 3500MHz, Inc = 3500MHz, C17 = 0.6pF, L6 = 1.0nH, C13 = 0.7pF, L5 = Short, C14 = Open, Single-Ended LO (See Figure 14) In Figure 1 = 3500MHz, Inc = 3500MHz, C17 = 0.6pF, L6 = 1.0nH, C13 = 0.7pF, L5 = Short, C14 = Open, Single-Ended LO (See Figure 14) In Figure 1 = 3500MHz, C17 = 0.5pF, L6 = 1.0nH, C13 = 0.7pF, L5 = Short, C14 = Open, Single-Ended LO (See Figure 14) In Figure 2 = 3501MHz, C17 = 0.5pF, L6 = 1.0nH, C13 = 0.7pF, L5 = Short, C14 = Open, Single-Ended LO (See Figure 14) GHz In Part 1 = 3500MHz, C17 = 0.5pF, L6 = 1.0nHz, C18 = 0.0pF, C18 = 0.0p	LO-RF	LO to RF Leakage			-46		dBm
Return Loss > 10dB	RF-LO	RF to LO Isolation			55		dB
Lo(MATCH) LO Input Frequency Range Return Loss > 10dB 2.97 to 3.96 GHz Gy Voltage Conversion Gain Loaded with 100Ω Pull-Up (Note 8) 0.3 dB NF Noise Figure Double-Side Band (Note 4) 17.1 dB IIP3 Input 3rd Order Intercept Unadjusted, EIP2 = 0V 52.5 dBm IIP2 Input 2nd Order Intercept Unadjusted, EIP2 = 0V 52.5 dBm IIP20pT Minimum Input 2nd Order Intercept EIP2 = 5V, IP21, IP2Q Adjusted for Minimum IM2 65.9 dBm IP1dB Input 1dB Compression 17.1 dBm DCOFFSET DC Offset at I/Ω Outputs Unadjusted, EDC = 0V (Note 13) 16.5 mV AG I/Ω Gain Mismatch Unadjusted, EDC = 0V (Note 13) 18.8 Deg IRR Image Rejection Ratio (Note 10) 36 dB LO-RF LO to RF Leakage -34.7 dBm RF-LO RF to LO Isolation 44.5 dB POWEr Supply Voltage 4.75 5.0 5.25 V ICC Supply Current EDC = EIP2 = 5V 180 200 220 mA ICC(LOW) Supply Current EDC = EIP2 = 0V 170 190 210 mA ICC(LOW) Supply Current EDC = EIP2 = 0V 170 190 210 mA ICC(LOFF) Shutdown Current EN < 0.3V 111 900 μA ICOFF Turn-Off Time EN Transition from Logic Low to High (Note 14) 0.2 μS ICOFF Turn-Off Time EN Transition from Logic High to Low (Note 15) 0.8 μS VEL EN, EDC, EIP2 Input Liow Voltage (Off) Low (Note 15) 0.3 V IEBH EN Fin Input Current EN < 5.0V 52 μA INDICATE EN = 5.0V 52 μA INDICATE E	f _{RF1} = 3500M	IHz, $f_{RF2} = 3501MHz$, $f_{L0} = 3490MHz$, C17 =	0.6pF, L6 = 1.0nH, C13 = 0.7pF, L5 = Short, C14 = 0	pen, Singl	e-Ended L	0 (See Fig	ure 14)
Solution Content Co	f _{RF(MATCH)}	RF Input Frequency Range	Return Loss > 10dB	2	2.88 to 3.9	7	GHz
Noise Figure Double-Side Band (Note 4) 17.1 dB	f _{LO(MATCH)}	LO Input Frequency Range	Return Loss > 10dB	2	2.97 to 3.90	6	GHz
IIIP3	G _V	Voltage Conversion Gain	Loaded with 100Ω Pull-Up (Note 8)		0.3		dB
IIIP2	NF	Noise Figure	Double-Side Band (Note 4)		17.1		dB
IIP2 _{OPT} Minimum Input 2nd Order Intercept EIP2 = 5V, IP2I, IP2Q Adjusted for Minimum IM2 65.9 dBm	IIP3	Input 3rd Order Intercept			28.1		dBm
P1dB	IIP2	Input 2nd Order Intercept	Unadjusted, EIP2 = 0V		52.5		dBm
DCOFFSET DC Offset at I/Q Outputs Unadjusted, EDC = 0V (Note 13) 16.5 mV ΔG I/Q Gain Mismatch 0.04 dB Δφ I/Q Phase Mismatch 1.8 Deg IRR Image Rejection Ratio (Note 10) 36 dB LO-RF LO to RF Leakage -34.7 dBm RF-LO RF to LO Isolation 44.5 dB Power Supply and Other Parameters VCC Supply Voltage 4.75 5.0 5.25 V Icc Supply Current EDC = EIP2 = 5V 180 200 220 mA Icc(LOW) Supply Current EDC = EIP2 = 0V 170 190 210 mA Icc(OFF) Shutdown Current EN < 0.3V	IIP2 _{OPT}	Minimum Input 2nd Order Intercept	EIP2 = 5V, IP2I, IP2Q Adjusted for Minimum IM2		65.9		dBm
AG I/Q Gain Mismatch 0.04 dB Δφ I/Q Phase Mismatch 1.8 Deg IRR Image Rejection Ratio (Note 10) 36 dB LO-RF LO to RF Leakage -34.7 dBm RF-LO RF to LO Isolation 44.5 dB Power Supply and Other Parameters VCC Supply Voltage 4.75 5.0 5.25 V IcC Supply Current EDC = EIP2 = 5V 180 200 220 mA IcC(LOW) Supply Current EDC = EIP2 = 0V 170 190 210 mA IcC(OFF) Shutdown Current EN < 0.3V	P1dB	Input 1dB Compression			17.1		dBm
Δφ I/Q Phase Mismatch 1.8 Deg IRR Image Rejection Ratio (Note 10) 36 dB LO-RF LO to RF Leakage -34.7 dBm RF-LO RF to LO Isolation 44.5 dB Power Supply and Other Parameters V _{CC} Supply Voltage 4.75 5.0 5.25 V I _{CC} Supply Current EDC = EIP2 = 5V 180 200 220 mA I _{CC(LOW)} Supply Current EDC = EIP2 = 0V 170 190 210 mA I _{CC(OFF)} Shutdown Current EN < 0.3V	DC _{OFFSET}	DC Offset at I/Q Outputs	Unadjusted, EDC = 0V (Note 13)		16.5		mV
IRR Image Rejection Ratio (Note 10) 36 dB LO-RF LO to RF Leakage -34.7 dBm RF-LO RF to LO Isolation 44.5 dB Power Supply and Other Parameters	ΔG	I/Q Gain Mismatch			0.04		dB
LO-RF LO to RF Leakage -34.7 dBm	Δφ	I/Q Phase Mismatch			1.8		Deg
RF-LO RF to LO Isolation 44.5 dB Power Supply and Other Parameters $ V_{CC} \qquad \text{Supply Voltage} \qquad \qquad$	IRR	Image Rejection Ratio	(Note 10)		36		dB
Power Supply and Other Parameters V_{CC} Supply Voltage4.755.05.25V I_{CC} Supply CurrentEDC = EIP2 = 5V180200220mA $I_{CC(LOW)}$ Supply CurrentEDC = EIP2 = 0V170190210mA $I_{CC(OFF)}$ Shutdown CurrentEN < 0.3V	LO-RF	LO to RF Leakage			-34.7		dBm
V_{CC} Supply Voltage4.755.05.25V I_{CC} Supply CurrentEDC = EIP2 = 5V180200220mA $I_{CC(LOW)}$ Supply CurrentEDC = EIP2 = 0V170190210mA $I_{CC(OFF)}$ Shutdown CurrentEN < 0.3V	RF-LO	RF to LO Isolation			44.5		dB
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Power Suppl	y and Other Parameters					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{CC}	Supply Voltage		4.75	5.0	5.25	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	I_{CC}	Supply Current	EDC = EIP2 = 5V	180 200 220		mA	
ton Turn-On Time EN Transition from Logic Low to High (Note 14) 0.2 μs toff Turn-Off Time EN Transition from Logic High to Low (Note 15) 0.8 μs VEH EN, EDC, EIP2 Input High Voltage (On) 2.0 V EL EN, EDC, EIP2 Input Low Voltage (Off) 0.3 V IENH EN Pin Input Current EN = 5.0V 52 μΑ	I _{CC(LOW)}	Supply Current	EDC = EIP2 = 0V	170 190 210		mA	
topf Turn-Off Time EN Transition from Logic High to Low (Note 15) 0.8 μs V _{EH} EN, EDC, EIP2 Input High Voltage (On) 2.0 V V _{EL} EN, EDC, EIP2 Input Low Voltage (Off) 0.3 V I _{ENH} EN Pin Input Current EN = 5.0V 52 μA	I _{CC(OFF)}	Shutdown Current	EN < 0.3V	11 900		μА	
V _{EH} EN, EDC, EIP2 Input High Voltage (On) 2.0 V V _{EL} EN, EDC, EIP2 Input Low Voltage (Off) 0.3 V I _{ENH} EN Pin Input Current EN = 5.0V 52 μA	t _{ON}	Turn-On Time	EN Transition from Logic Low to High (Note 14)	0.2		μs	
V _{EL} EN, EDC, EIP2 Input Low Voltage (Off) 0.3 V I _{ENH} EN Pin Input Current EN = 5.0V 52 μA	t _{OFF}	Turn-Off Time	EN Transition from Logic High to Low (Note 15)	0.8		μs	
I _{ENH} EN Pin Input Current EN = 5.0V 52 μA	V _{EH}	EN, EDC, EIP2 Input High Voltage (On)		2.0			V
	V _{EL}	EN, EDC, EIP2 Input Low Voltage (Off)				0.3	V
I _{EDCH} EDC Pin Input Current EDC = 5.0V 33 μA	I _{ENH}	EN Pin Input Current	EN = 5.0V	52		μА	
	I _{EDCH}	EDC Pin Input Current	EDC = 5.0V		33		μА

ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN TYP MAX	UNITS
I _{EIP2H}	EIP2 Pin Input Current	EIP2 = 5.0V	50	μА
V _{REF}	REF Pin Voltage	With REF Pin Unloaded	0.5	V
V _{REF(RANGE)}	REF Pin Voltage Range	When Driven with External Source	0.4 to 0.7	V
Z _{REF}	REF Input Impedance	(Note 11)	2 1	kΩ pF
	DCOI, DCOQ, IP2I, IP2Q Pin Voltage	Unloaded	0.5	V
	DCOI, DCOQ, IP2I, IP2Q Voltage Range	When Driven with External Source	0 to 2V _{REF}	V
	DCOI, DCOQ, IP2I, IP2Q Impedance	(Note 11)	8 1	kΩ pF
	DCOI, DCOQ, IP2I, IP2Q Settling Time	For Step Input, Output with 90% of Final Value	20	ns
	DC Offset Adjustment Range	DCOI, DCOQ Swept from 0V to 1V, EDC = 5V	±20	mV
	DC Offset Drift Over Temperature	Unadjusted, EDC = 0V	20	μV/°C
V _{CM}	I+, I ⁻ , Q ⁺ , Q ⁻ Common Mode Voltage		V _{CC} – 1.5	
Z _{OUT}	I+, I ⁻ , Q ⁺ , Q ⁻ Output Impedance	Single Ended	100 6	
BW _{BB}	I ⁺ , I ⁻ , Q ⁺ , Q ⁻ Output Bandwidth	100Ω External Pull-Up, –3dB Corner Frequency	530	MHz

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Tests are performed with the test circuit of Figure 1.

Note 3: The LTC5585 is guaranteed to be functional over the -40°C to 105°C case temperature operating range.

Note 4: DSB noise figure is measured at the baseband frequency of 15MHz with a small-signal noise source without any filtering on the RF input and no other RF signal applied.

Note 5: Performance at the RF frequencies listed is measured with external RF and LO impedance matching, as shown in the table of Figure 1.

Note 6: The complementary outputs (I^+ , I^- and Q^+ , Q^-) are combined using a 180° phase-shift combiner.

Note 7: Noise figure under blocking conditions (NF_{BLOCKING}) is measured at an output frequency of 60MHz with RF input signal at f_{L0} + 1MHz. Both RF and LO input signals are appropriately filtered, as well as the baseband output. NF_{BLOCKING} measured at 840MHz, 2140MHz and 2500MHz only.

Note 8: Voltage conversion gain is calculated from the average measured power conversion gain of the I and Q outputs using the test circuit shown in Figure 1. Power conversion gain is measured with a 100Ω differential load impedance on the I and Q outputs.

Note 9: Baseband outputs have a 100Ω external pull-up resistor to V_{CC} as shown in the test circuit shown in Figure 1.

Note 10: Image rejection is calculated from the measured gain error and phase error using the method listed in the appendix.

Note 11: The DCOI, DCOQ, IP2I, IP2Q pins have an 8k internal resistor to ground. The REF pin has a 2k internal resistor to ground. If unconnected, these pins will float up to 500mV through internal current sources. A low output resistance voltage source is recommended for driving these pins.

Note 12: This is the recommended operating range, operation outside the listed range is possible with degraded performance to some parameters.


Note 13: DC offset measured differentially between I^+ and I^- and between Q^+ and Q^- . The reported value is the mean of the absolute values of the characterization data distribution.


Note 14: Baseband amplitude is within 10% of final value.

Note 15: Baseband amplitude is at least 30dB down from its on state.





DC PERFORMANCE CHARACTERISTICS EN = 5V, EDC = 0V and EIP2 = 0V. Test circuit shown in Figure 1






TYPICAL PERFORMANCE CHARACTERISTICS 700MHz application. $V_{CC} = 5V$, EN = 5V, EDC = 0V, EIP2 = 0V, REF = 0.5V, $T_C = 25^{\circ}C$, $P_{L0} = 64$ Bm, $f_{L0} = 69$ 0MHz, $f_{RF1} = 700$ 0MHz, $f_{RF2} = 701$ 1MHz, $f_{BB} = 10$ 0MHz, $P_{RF1} = P_{RF2} = -54$ Bm, DC Blocks and Mini-Circuits PSCJ-2-1 180° combiner at baseband outputs de-embedded from measurement unless otherwise noted. Test circuit with RF and LO ports impedance matched as in Figure 1.











TYPICAL PERFORMANCE CHARACTERISTICS 700MHz application. $V_{CC} = 5V$, EN = 5V, EDC = 0V, EIP2 = 0V, REF = 0.5V, $T_C = 25^{\circ}C$, $P_{L0} = 6dBm$, $f_{L0} = 690MHz$, $f_{RF1} = 700MHz$, $f_{RF2} = 701MHz$, $f_{BB} = 10MHz$, $P_{RF1} = P_{RF2} = -5dBm$, DC Blocks and Mini-Circuits PSCJ-2-1 180° combiner at baseband outputs de-embedded from measurement unless otherwise noted. Test circuit with RF and LO ports impedance matched as in Figure 1.




TYPICAL PERFORMANCE CHARACTERISTICS 700MHz application. $V_{CC} = 5V$, EN = 5V, EDC = 0V, EIP2 = 0V, REF = 0.5V, $T_C = 25^{\circ}C$, $P_{L0} = 64Bm$, $f_{L0} = 690MHz$, $f_{RF1} = 700MHz$, $f_{RF2} = 701MHz$, $f_{BB} = 10MHz$, $P_{RF1} = P_{RF2} = -54Bm$, DC Blocks and Mini-Circuits PSCJ-2-1 180° combiner at baseband outputs de-embedded from measurement unless otherwise noted. Test circuit with RF and LO ports impedance matched as in Figure 1.







Noise Figure vs RF Input Power with $f_{NOISE} = 3.4MHz$



DC Offset vs DCOI, DCOQ Control Voltage



DC Offset vs LO Power



LO to RF Leakage and RF to LO Isolation






Image Rejection vs Temperature (Note 10)




5585 G20


TYPICAL PERFORMANCE CHARACTERISTICS 1950MHz application. $V_{CC} = 5V$, EN = 5V, EDC = 0V, REF = 0.5V, EIP2 = 0V, $T_{C} = 25^{\circ}C$, $P_{L0} = 6dBm$, $f_{L0} = 1940MHz$, $f_{RF1} = 1950MHz$, $f_{RF2} = 1951MHz$, $f_{BB} = 10MHz$, $P_{RF1} = P_{RF2} = -5dBm$, DC Blocks and Mini-Circuits PSCJ-2-1 180° combiner at baseband outputs de-embedded from measurement unless otherwise noted. Test circuit with RF and LO ports impedance matched as in Figure 1.





TYPICAL PERFORMANCE CHARACTERISTICS 1950MHz application. $V_{CC} = 5V$, EN = 5V, EDC = 0V, REF = 0.5V, EIP2 = 0V, $T_C = 25^{\circ}C$, $P_{L0} = 6dBm$, $f_{L0} = 1940MHz$, $f_{RF1} = 1950MHz$, $f_{RF2} = 1951MHz$, $f_{BB} = 10MHz$, $P_{RF1} = P_{RF2} = -5dBm$, DC Blocks and Mini-Circuits PSCJ-2-1 180° combiner at baseband outputs de-embedded from measurement unless otherwise noted. Test circuit with RF and L0 ports impedance matched as in Figure 1.





TYPICAL PERFORMANCE CHARACTERISTICS 1950MHz application. $V_{CC} = 5V$, EN = 5V, EDC = 0V, REF = 0.5V, EIP2 = 0V, $T_{C} = 25^{\circ}C$, $P_{L0} = 6dBm$, $f_{L0} = 1940MHz$, $f_{RF1} = 1950MHz$, $f_{RF2} = 1951MHz$, $f_{BB} = 10MHz$, $P_{RF1} = P_{RF2} = -5dBm$, DC Blocks and Mini-Circuits PSCJ-2-1 180° combiner at baseband outputs de-embedded from measurement unless otherwise noted. Test circuit with RF and LO ports impedance matched as in Figure 1.




















TYPICAL PERFORMANCE CHARACTERISTICS 2150MHz application. $V_{CC} = 5V$, EN = 5V, EDC = 0V, EIP2 = 0V, REF = 0.5V, $T_C = 25^{\circ}C$, $P_{L0} = 6dBm$, $f_{L0} = 2140MHz$, $f_{RF1} = 2150MHz$, $f_{RF2} = 2151MHz$, $f_{BB} = 10MHz$, $P_{RF1} = P_{RF2} = -5dBm$, DC Blocks and Mini-Circuits PSCJ-2-1 180° combiner at baseband outputs de-embedded from measurement unless otherwise noted. Test circuit with RF and LO ports impedance matched as in Figure 1.




 $\begin{array}{ll} \textbf{TYPICAL PERFORMANCE CHARACTERISTICS} & 2150 \text{MHz application.} \ V_{CC} = 5 \text{V, EN} = 5 \text{V,} \\ \text{EDC} = 0 \text{V, EIP2} = 0 \text{V, REF} = 0.5 \text{V, } T_{C} = 25 ^{\circ} \text{C, } P_{L0} = 6 \text{dBm, } f_{L0} = 2140 \text{MHz, } f_{RF1} = 2150 \text{MHz, } f_{RF2} = 2151 \text{MHz, } f_{BB} = 10 \text{MHz,} \\ P_{RF1} = P_{RF2} = -5 \text{dBm, DC Blocks and Mini-Circuits PSCJ-2-1 180° combiner at baseband outputs de-embedded from measurement} \end{array}$


unless otherwise noted. Test circuit with RF and LO ports impedance matched as in Figure 1.








DC Offset vs DCOI, DCOQ Control Voltage



DC Offset vs LO Power



LO to RF Leakage and RF to LO Isolation






Image Rejection vs Temperature (Note 10)




5585fh

TYPICAL PERFORMANCE CHARACTERISTICS 2600MHz application. $V_{CC} = 5V$, EN = 5V, EDC = 0V, EIP2 = 0V, REF = 0.5V, $T_{C} = 25^{\circ}C$, $P_{L0} = 6dBm$, $f_{L0} = 2590MHz$, $f_{RF1} = 2600MHz$, $f_{RF2} = 2601MHz$, $f_{BB} = 10MHz$, $P_{RF1} = P_{RF2} = -5dBm$, DC Blocks and Mini-Circuits PSCJ-2-1 180° combiner at baseband outputs de-embedded from measurement unless otherwise noted. Test circuit with RF and LO ports impedance matched as in Figure 1.



TYPICAL PERFORMANCE CHARACTERISTICS 2600MHz application. $V_{CC} = 5V$, EN = 5V, EDC = 0V, EIP2 = 0V, REF = 0.5V, $T_{C} = 25^{\circ}C$, $P_{L0} = 6dBm$, $f_{L0} = 2590MHz$, $f_{RF1} = 2600MHz$, $f_{RF2} = 2601MHz$, $f_{BB} = 10MHz$, $P_{RF1} = P_{RF2} = -5dBm$, DC Blocks and Mini-Circuits PSCJ-2-1 180° combiner at baseband outputs de-embedded from measurement unless otherwise noted. Test circuit with RF and LO ports impedance matched as in Figure 1.



PIN FUNCTIONS

IP2Q, **IP2I** (**Pin 1**, **Pin 4**): IIP2 Adjustment Analog Control Voltage Input for Q and I Channel. A decoupling capacitor is recommended on this pin. A low output resistance voltage source is recommended for driving these pins. These pins should be left floating if unused.

DCOQ, **DCOI** (**Pin 2**, **Pin 3**): DC Offset Analog Control Voltage Input for Q and I Channel. A decoupling capacitor is recommended on this pin. A low output resistance voltage source is recommended for driving these pins. These pins should be left floating if unused.

RF (Pin 5): RF Input. External matching is used to obtain good return loss across the RF input frequency range. The RF pin is internally shorted to ground through internal transformer windings. The RF pin should be DC-blocked with a 1000pF coupling capacitor.

GND (Pins 6, 8, 13, 14, Exposed Pad Pin 25): Ground. These pins must be soldered to the RF ground plane on the circuit board. The backside exposed pad ground connection should have a low inductance connection and good thermal contact to the printed circuit board ground plane using many through-hole vias. See Figures 2 and 3.

EN (Pin 7): Enable Pin. When the voltage on the EN pin is a logic high, the chip is completely turned on; the chip is completely turned off for a logic low. An internal 200k pull-down resistor ensures the chip remains disabled if there is no connection to the pin (open-circuit condition).

 V_{BIAS} (Pin 9): This pin can be pulled to ground through a resistor to lower the current consumption of the chip. See Applications Information.

 V_{CC} (Pin 10): Positive Supply Pin. This pin should be bypassed with shunt 1000pF and 1µF capacitors.

EDC (Pin 11): DC Offset Adjustment Mode Enable Pin. When the voltage on the EDC pin is a logic high, the DC offset control circuitry is enabled. The circuitry is disabled for a logic low. An internal 200k pull-down resistor ensures the circuitry remains disabled if there is no connection to the pin (open-circuit condition).

EIP2 (**Pin 12**): IP2 Offset Adjustment Mode Enable Pin. When the voltage on the EIP2 pin is a logic high, the IP2 adjustment circuitry is enabled. The circuitry is disabled for a logic low. An internal 200k pull-down resistor ensures the circuitry remains disabled if there is no connection to the pin (open-circuit condition).

LO⁺,**LO**⁻ (**Pin 15**, **Pin 16**): LO Inputs. External matching is required to obtain good return loss across the LO input frequency range. Can be driven single ended or differentially with an external transformer. The LO pins should be DC-blocked with a 1000pF coupling capacitor.


 V_{CAP} , CMQ, CMI (Pin 17, Pin 18, Pin 19): Common Mode Bypass Capacitor Pins. It is recommended that CMI and CMQ be connected to V_{CAP} through $0.1\mu F$ capacitors. Nothing else should be connected to V_{CAP} since it is connected to V_{CC} inside the chip.

I⁺, I⁻, Q⁺, Q⁻ (Pin 23, Pin 22, Pin 21, Pin 20): Differential Baseband Output Pins for the I Channel and Q Channel. The DC bias point is $V_{CC}-1.5V$ for each pin. These pins must have an external 100Ω or an inductor pull-up to V_{CC} .


REF (Pin 24): Voltage Reference Input for Analog Control Voltage Pins. A decoupling capacitor is recommended on this pin. A low output resistance voltage source is recommended for driving this pin. This pin should be left floating if unused.



BLOCK DIAGRAM



TEST CIRCUIT



		RF MATCH			LO MATCH	
FREQUENCY RANGE	C17	L6	C19	C13	L5	C14
700MHz		2.7pF	1.0pF		12nH	5.6pF
1950MHz		1.2pF	5.1nH	5.1nH	1.0pF	
2150MHz	1.5pF	4.7nH	0.5pF		5.1nH	0.7pF
2600MHz	0.5pF	2.7nH			1.2nH	1pF

REF DES	VALUE	SIZE	VENDOR	REF DES	VALUE	SIZE	VENDOR
C10, C11, C31-C35	0.1µF	0402	Murata	L5, L6	See Table	0402	Murata
C12, C15, C18, C36, C37	1000pF	0402	Murata	R9, R11, R13, R14	100Ω	0402	Vishay
C13, C14, C17, C19	See Table	0402	Murata	T1	4:1	0805	Anaren BD0826J50200A00
C16 C21 C22 C20 C30	1uE	0402	Murata	Î			•

Figure 1. Test Circuit Schematic

LINEAR TECHNOLOGY

TEST CIRCUIT




Figure 2. Component Side of Evaluation Board




Figure 3. Bottom Side of Evaluation Board

APPLICATIONS INFORMATION

The LTC5585 is an IQ demodulator designed for high dynamic range receiver applications. It consists of RF transconductance amplifiers, I/Q mixers, quadrature LO amplifiers, IIP2 and DC offset correction circuitry, and bias circuitry.

Operation

As shown in the Block Diagram for the LTC5585, the RF signal is applied to the inputs of the RF transconductor V-to-I converters and is then demodulated into I/Q baseband signals using quadrature LO signals which are internally generated by a precision 90° phase shifter. The demodulated I/Q signals are lowpass filtered on-chip with a –3dB bandwidth of 530MHz. The differential outputs of the I-channel and Q-channel are well matched in amplitude and their phases are 90° apart.

RF Input Port

Figure 4 shows the demodulator's RF input which consists of an integrated transformer and high linearity transconductance amplifiers (V-I converters). The primary side of the transformer is connected to the RF input pin. The secondary side of the transformer is connected to the




Figure 4: Simplified Schematic of the RF Pin Interface



differential inputs of the transconductance amplifiers. External DC voltage should not be applied to the RF input pin. DC current flowing into the primary side of the transformer may cause damage to the integrated transformer. A series DC blocking capacitor should be used to couple the RF input pin to the RF signal source.

The RF input port can be externally matched over the operating frequency range with simple L-C matching. An input return loss better than 10dB can be obtained over a bandwidth of better than 16% with this method. Figure 5 shows the RF input return loss for various matching component values. Table 1 shows the impedance and input reflection coefficient for the RF input without using any external matching components. The input transmission line length is de-embedded from the measurement.




Figure 5. RF Input Return Loss

Larger bandwidths can be obtained by using multiple L-C sections. For example Figure 6 shows a 2-section L-C match having a bandwidth of about 38% where return loss is >10dB. Figure 7 shows the RF input return loss for the wide bandwidth match.

Broadband Performance

To get an idea of the broadband performance of the LTC5585, a 6dB pad can be put on the RF and LO ports, and the ports can be left unmatched. The measured RF performance for this configuration is shown in Figures 8, 9, 10 and 11 with the 6dB pad de-embedded. The RF

Table 1. RF Input Impedance

FREQUENCY		\$11		
(MHz)	INPUT IMPEDANCE (Ω)	MAG	ANGLE (°)	
400	6.98 + j25.09	0.800	125.98	
600	10.43 + j39.74	0.775	101.55	
800	16.76 + j56.73	0.751	80.01	
1000	28.55 + j77.15	0.727	61.05	
1200	51.47 + j101.03	0.706	44.29	
1400	96.49 + j122.28	0.686	29.33	
1600	171.91 + j112.37	0.667	15.81	
1800	229.92 + j30.89	0.648	3.45	
2000	202.21 – j58.84	0.630	-8.00	
2200	145.32 – j91.23	0.612	-18.71	
2400	104.82 – j91.69	0.594	-28.49	
2600	78.33 – j83.38	0.575	-38.22	
2800	61.86 – j73.64	0.557	-47.49	
3000	51.27 – j64.65	0.538	-56.32	
3200	43.83 – j56.56	0.519	-65.15	
3400	38.86 – j49.72	0.500	-73.40	
3600	35.17 – j43.6	0.481	-81.68	
3800	32.46 – j38.21	0.463	-89.79	
4000	30.48 – j33.41	0.444	-97.76	




Figure 6. Wide Bandwidth RF Input Match




Figure 7. RF Input Return Loss for Wideband Match






Figure 8. Broadband IIP3 and IP1dB




Figure 9. Broadband IIP2

tone spacing is 1MHz, and f_{L0} is 10MHz lower than f_{RF} . The conversion gain is lower than under the impedance matched condition, and correspondingly the P1dB, IIP3, and NF are higher. As shown, the part can be used at frequencies outside its specified operating range with reduced conversion gain and higher NF.

LO Input Port

The demodulator's LO input interface is shown in Figure 12. The input consists of a high precision quadrature phase shifter which generates 0° and 90° phase shifted LO signals for the LO buffer amplifiers to drive the I/Q mixers. DC blocking capacitors are required on the LO+ and LO- inputs.




Figure 10. Broadband NF and Gain




Figure 11. Broadband Image Rejection

The differential LO input impedance and S parameters with the input transmission lines and balun de-embedded are listed in Table 2.

Figure 13 shows LO input return loss using the ANAREN BD0826J50200A00 4:1 balun with various matching component values.

For optimum IIP2 and large-signal NF performance the LO inputs should be driven differentially with a 4:1 balun such as the ANAREN BD0826J50200A00 or BD2425J50200AHF. As shown in Figure 14, the LO input can also be driven single-ended from either the LO+ or LO- input. The unused port should be DC-blocked and terminated with a 50Ω load. Figure 15 compares the uncalibrated IIP2 performance of single ended versus differential LO drive.




Figure 12. Simplified Schematic of LO Input Interface with External Matching Components

Table 2. LO Input Impedance (Differential)

FREQUENCY		S.	11		
(MHz)	INPUT IMPEDANCE (Ω)	MAG	ANGLE (°)		
400	118.18 – j120.02	0.668	-24.89		
600	94.18 – j99.93	0.623	-31.42		
800	78.00 – j85.06	0.583	-38.17		
1000	67.21 – j73.16	0.544	-44.79		
1200	59.71 – j63.49	0.507	-51.25		
1400	54.22 - j55.46	0.471	-57.63		
1600	50.06 - j48.59	0.437	-64.02		
1800	46.80 - j42.69	0.405	-70.49		
2000	44.10 – j37.42	0.374	-77.28		
2200	41.86 – j32.61	0.345	-84.47		
2400	39.98 – j28.16	0.317	-92.21		
2600	38.39 - j23.98	0.291	-100.65		
2800	37.05 – j20.01	0.267	-109.95		
3000	35.92 – j16.21	0.246	-120.29		
3200	34.99 – j12.53	0.228	-131.76		
3400	34.22 - j8.95	0.214	-144.37		
3600	33.61 – j5.45	0.206	-157.88		
3800	33.15 – j2.0	0.204	-171.85		
4000	32.82 + j1.4	0.208	174.35		




Figure 13. LO Input Return Loss




Figure 14. Recommended Single-Ended LO Input Configuration




Figure 15. Broadband IIP2 with Differential and Single-Ended LO Drive

I-Channel and Q-Channel Outputs

The phase relationship between the I-channel output signal and the Q-channel output signal is fixed. When the LO input frequency is higher (or lower) than the RF input frequency, the Q-channel outputs (Q^+, Q^-) lag (or lead) the I-channel outputs (I^+, I^-) by 90°.

Each of the I-channel and Q-channel outputs is internally connected to V_{CC} through a 100Ω resistor. In order to maintain an output DC bias voltage of $V_{CC}-1.5V$, external 100Ω pull-up resistors or equivalent 15mA DC

current sources are required. Each single-ended output has an impedance of 100Ω in parallel with a 6pF internal capacitor. With an external 100Ω pull-up resistor this forms a lowpass filter with a -3dB corner frequency at 530MHz. The outputs can be DC coupled or AC coupled to external loads. The voltage conversion gain is reduced by the external load by:

$$20Log_{10} \left(\frac{1}{2} + \frac{50\Omega}{R_{PULL-UP} ||R_{LOAD(SE)}}\right) dB$$

when the output port is terminated by $R_{LOAD(SE)}$. For instance, the gain is reduced by 6dB when each output pin is connected to a 50Ω load (or 100Ω differentially). The output should be taken differentially (or by using differential-to-single-ended conversion) for best RF performance, including NF and IIP2. When no external filtering or matching components are used, the output response is determined by the loading capacitance and the total resistance loading the outputs. The -3dB corner frequency, f_C , is given by the following equation:

$$f_{C} = [2\pi(R_{LOAD(SE)}||100\Omega||R_{PULL-UP}) (6pF)]^{-1}$$

Figure 16 shows the actual measured output response with various load resistances.

Figure 17 shows a simplified model of the I, Q outputs with a 100Ω differential load and 100Ω pull-ups. The -1dB bandwidth in this configuration is about 520MHz, or about twice the -1dB bandwidth with no load.






Figure 16. Conversion Gain Baseband Output Response with $R_{LOAD(DIFF)}$ = 100 Ω , 200 Ω , 400 Ω and 1k and $R_{PULL-UP}$ = 100 Ω

Figure 18 shows a simplified model of the I, Q outputs with a L-C matching network for bandwidth extension. Capacitor C_S serves to filter common mode LO switching noise immediately at the demodulator outputs. Capacitor C_C in combination with inductor L_S is used to peak the output response to give greater bandwidth of 650MHz. In this case, capacitor C_C was chosen as a common mode capacitor instead of a differential mode capacitor to increase rejection of common mode LO switching noise.

When AC output coupling is used, the resulting highpass filter's –3dB roll-off frequency, f_C , is defined by the R-C constant of the external AC coupling capacitance, C_{AC} , and the differential load resistance, $R_{LOAD(DIFF)}$:

$$f_C = [2\pi \cdot R_{LOAD(DIFF)} \cdot C_{AC}]^{-1}$$




Figure 17. Simplified Model of the Baseband Output




Figure 18. Simplified Model of the Baseband Output Showing Bandwidth Extension with External L. C Matching

TECHNOLOGY TECHNOLOGY

Care should be taken when the demodulator's outputs are DC coupled to the external load to make sure that the I/Q mixers are biased properly. If the current drain from the outputs exceeds about 6mA, there can be significant degradation of the linearity performance. Keeping the common mode output voltage of the demodulator above 3.15V, with a 5V supply, will ensure optimum performance. Each output can sink no more than 30mA when the outputs are connected to an external load with a DC voltage higher than $V_{\rm CC}-1.5V$.

In order to achieve the best IIP2 performance, it is important to minimize high frequency coupling among the baseband outputs, RF port, and LO port. Although it may increase layout complexity, routing the baseband output traces on the backside of the PCB can improve uncalibrated IIP2 performance. Figure 19 shows the alternate layout having the baseband outputs on the backside of the PCB.

LTC CONFIDENTIAL - FOR CUSTOMER USE ONLY

Figure 19. Alternate Layout of PCB with Baseband Outputs on the Backside

Analog Control Voltage Pins

Figure 20 shows the equivalent circuit for the DCOI, DCOQ, IP2I, and IP2Q pins. Internal temperature compensated 62.5 μ A current sources keep these pins biased at a nominal 500mV through 8k resistors. A low impedance voltage source with a source resistance of less than 200 Ω is recommended to drive these pins.

As shown in Figure 21, the REF pin is similar to the DCOI pin, but the bias current source is $250\mu\text{A}$, and the internal resistance is 2k. If this pin is left disconnected, it will self-bias to 500mV. A low impedance voltage source with a source resistance of less than 200Ω is recommended to drive this pin. The control voltage range of the DCOI, DCOQ, IP2I and IP2Q pins is set by the REF pin. This range is equal to 0V to twice the voltage on the REF pin, whether internally or externally applied.

It is recommended to decouple any AC noise present on the signal lines that connect to the analog control-voltage inputs. A shunt capacitor to ground placed close to these pins can provide adequate filtering. For instance, a value of 1000pF on the DCOI, DCOQ, IP2I and IP2Q pins will provide a corner frequency of around 6 to 7MHz. A similar corner frequency can be obtained on the REF pin with a value of 3900pF. Using larger capacitance values such as 0.1µF is recommended on these pins unless a faster control




Figure 20. Simplified Schematic of the Interface for the DCOI, DCOQ, IP2I and IP2Q Pins




Figure 21. Simplified Schematic of the REF Pin Interface



response is needed. Figure 22 shows the input response -3dB bandwidth for the pins versus shunt capacitance when driven from a 50Ω source.




Figure 22. Input Response Bandwidth for the DCOI, DCOQ, IP2I and IP2Q Pins

DC Offset Adjustment Circuitry

Any sources of LO leakage to the RF input of a direct conversion receiver will contribute to the DC offsets of its baseband outputs. The LTC5585 features DC offset adjustment circuitry to reduce such effects. When the EDC pin is a logic high the circuitry is enabled and the resulting DC offset adjustment range is typically ±20mV. In a typical direct conversion receiver application, DC offset calibration will be done periodically at a time when no receive data is present and when the receiver DC levels have sufficiently settled.

DC Offset Adjustment Example

Figure 23 shows a typical direct conversion receive path having a DSP feedback path for DC offset adjustment. Any sources of LO leakage to the RF input of the LTC5585 demodulator will contribute to the DC offset of the receiver. This includes both static and dynamic DC offsets. If the coupling is static in nature due to fixed board-level leakage paths, the resulting DC offset does not typically need to be adjusted at a high repetition rate. Dynamic DC offsets due to transmitter transient leakage or antenna reflection can be much harder to correct for and will require a faster update rate from the DSP.

LO leakage into the RF port of the demodulator causes a DC offset at the baseband outputs which is then multiplied by the gain in the baseband path. The usable ADC voltage window will be reduced by the amplified DC offset, resulting in lower dynamic range. Using DSP, this DC offset value can be averaged and sampled at a given update rate and then a 1D minimization algorithm can be applied before a new DCOI or DCOQ control signal is generated to minimize the offset. The 1-D minimization algorithm can be implemented in many ways such as golden-section search, backtracking, or Newton's method.

IM2 Adjustment Circuitry

The LTC5585 also contains circuitry for the independent adjustment of IM2 levels on the I and Q channels. When the EIP2 pin is a logic high, this circuitry is enabled and the IP2I and IP2Q analog control voltage inputs are able




Figure 23. Block Diagram of a Receiver with a DSP Feedback Loop for DC Offset Adjustment

TECHNOLOGY TECHNOLOGY

to adjust the IM2 level. The IM2 level can be effectively minimized over a large range of the baseband bandwidth. The circuitry has an effective baseband frequency upper limit of about 200MHz. Any IM2 component that falls in this frequency range can be minimized. Beyond this frequency, the gain of the IM2 correction amplifier falls off appreciably and the circuit no longer improves IP2 performance. The lower baseband frequency limit of the IM2 adjustment circuitry is set by the common mode reference decoupling capacitor at the CMI and CMQ pins. Below this frequency the circuit can not minimize the IM2 component.

Figure 24 shows the CMI (and identical CMQ) pin interface. These pins have an internal 40pF decoupling capacitance to V_{CC} , to provide a reference for the IP2 adjustment circuitry. The lower 3dB frequency limit, f_C , of the circuitry is set by the following equation:

$$f_C = [2\pi \cdot 500(40pF + C_{CM(EXT)})]^{-1}$$

Without any external capacitor on the CMI or CMQ pin the lower limit is 8MHz. By adding a 0.1 μ F capacitor, $C_{CM(EXT)}$, between the CMI and CMQ pins to V_{CAP} , the lower -3dB frequency corner can be reduced to 3kHz. Figure 25 shows IIP2 as a function of RF frequency spacing versus common mode decoupling capacitance values of 0.1 μ F and 1500 pF. There is effectively no limit on the size of this capacitor, other than the impact it has on enable time for the IM2 circuitry to be operational. When the chip is disabled, there is no current in the I or Q mixers, so the common mode




Figure 24. Equivalent Circuit of the CMI and CMQ Pin Interfaces

output voltage will be equal to V_{CC} (if no DC common mode current is being drawn by external baseband circuitry such as a baseband amplifier). When the chip is enabled, the off-chip common mode decoupling capacitor must charge up through a 500Ω resistor. The time constant for this is essentially 500Ω times the common mode decoupling capacitance value. For example, with a $0.01\mu F$ capacitor this wait time is approximately $30\mu s$. Figure 26 shows the pulsed enable response of the common-mode output voltage with $0.01\mu F$ on the CMI and CMQ pins.




Figure 25. IIP2 vs Common Mode Decoupling Capacitance




Figure 26. Common Mode Output Voltage with a Pulsed Enable

IM2 Suppression Example

IM2 adjustment circuitry can be used in a typical transceiver loop-back application as shown in Figure 27. In this example a 2-tone SSB training source of f1 = 20MHz and f2 = 21MHz is generated in DSP and upconverted by the LTC5588-1 quadrature modulator to RF tones at 1970MHz and 1971MHz using an LO source at 1950MHz. A narrowband RF filter is required to remove the IM2 component generated by the LTC5588-1. During the loopback test these RF tones are routed through high isolation switches and an attenuation pad to the LTC5585 demodulator input. The tones are then downconverted by the same LO source at 1950MHz to produce two tones at the baseband outputs of 20MHz and 21MHz plus an IM2 impairment signal at 1MHz. After baseband channel filtering and amplification the output of the ADC is filtered by a 1MHz bandpass filter in DSP to isolate the IM2 tone. The power in this tone is calculated in DSP and then a 1-D minimization algorithm is applied to calculate the correction signal for the IP2I control voltage pin. The 1-D minimization algorithm can be implemented in many ways such as golden-section search, backtracking or Newton's method.

Enable Interface

A simplified schematic of the EN pin is shown in Figure 28. The enable voltage necessary to turn on the LTC5585 is 2V. To disable or turn off the chip, this voltage should be below 0.3V. If the EN pin is not connected, the chip is disabled.

Figures 29 and 30 show the simplified schematics for the EDC and EIP2 pins




Figure 28. Simplified Schematic of the EN Pin Interface




Figure 29. Simplified Schematic of the EDC Pin Interface




Figure 27. Block Diagram for a Direct Conversion Transceiver with IM2 Adjustment. Only the I-Channel Is Shown






Figure 30. Simplified Schematic of the EIP2 Pin Interface

It is important that the voltage applied to the EN, EDC and EIP2 pins should never exceed V_{CC} by more than 0.3V. Otherwise, the supply current may be sourced through the upper ESD protection diode connected at the pin. Under no circumstances should voltage be applied to the enable pins before the supply voltage is applied to the V_{CC} pin. If this occurs, damage to the IC may result.

Reducing Power Consumption

Figure 31 shows the simplified schematic of the V_{BIAS} interface. The V_{BIAS} pin can be used to lower the mixer core bias current and total power consumption for the chip. For example, adding 294 Ω from the V_{BIAS} pin to GND will lower the DC current to 150mA, at the expense of reduced IIP3 performance. Figure 32 shows IIP3 and P1dB performance versus DC current and resistor value. An optional capacitor, C_{OPT} in Figure 31, has minimal effect on improving PSRR and IIP2.

1950MHz Receiver Application

Figure 33 shows a typical receiver application consisting of the chain of LNA, demodulator, lowpass filter, ADC driver, and ADC. Total DC power consumption is about 2.1W. Full-scale power at the RF input is -6dBm. The Chebychev lowpass filter with unequal terminations is designed using the method shown in the appendix. Filter component values are then adjusted for the best overall response




Figure 31. Simplified Schematic of the V_{BIAS} Pin Interface




Figure 32. IIP3 and P1dB vs DC Current and V_{BIAS} Resistor Value

and available component values. A positive voltage gain slope with frequency is necessary to compensate for the roll-off contributed by the ADC Driver and Anti-Alias Filter. From the chain analysis shown in Figure 34, the IIP3-NF dynamic range figure of merit (FOM) is 4.3dB at the LNA input, 7.5dB at the demodulator input, and 14.85dB at the ADC driver amp input.

The measured 6th order lowpass baseband response is shown in Figure 35.






Figure 33. Simplified Schematic of 1950MHz Receiver, (Only I-Channel Is Shown)

IEAD

1950MHz Receiver Chain Analysis




Figure 34. 1950MHz Receiver Chain Analysis




Figure 35. Baseband Gain Response without LNA

The receiver spurious free dynamic range (SFDR) in terms of FOM can be calculated using the following equations:

FOM = IIP3 - NF
SFDR =
$$2/3$$
(FOM - P₀)
P₀ = -174 dBm + 10 Log₁₀(BW|_{H7})

where P_0 is the input noise power and -174dBm is the input thermal noise power in a 1Hz bandwidth. A measured 2-tone output spectrum at 1910MHz is shown in Figure 36. IIP3 is calculated from the 2-tone IM3 levels:

IIP3 =
$$(-7.067 - (-76.63))/2 - 13$$

IIP3 = 21.78 dBm

For this example, receiver noise floor is approximated by a measurement at 845MHz, where adequate filtering for RF and LO signals was possible. Using the test data from Figure 37, the receiver noise figure for the I-channel (Ch 1) is calculated using the –6dBm input power, 1875Hz bin width, 40MHz bandwidth, and –116.3dBFS measured in-band noise floor:

$$SNR_{IN} = P_{IN} - P_0$$

 $SNR_{IN} = -6 - (-174 + 76) = 92dB$
 $SNR_{OUT} = -10 Log_{10}(BinW/BW) - Floor$
 $SNR_{OUT} = -43.3 + 116.3 = 73dB$
 $NF = SNR_{IN} - SNR_{OUT}$
 $NF = 92 - 73 = 19dB$

Finally, an approximate receiver spurious free dynamic range can be calculated using the measured data at 845MHz and 1910MHz:

SFDR =
$$2(IIP3 - NF - P_0)/3$$

SFDR = $2(21.78 - 19 - (-174 + 76))/3$
SFDR = $67.2dB$ (I-channel)

Measured IIP3 is 2.3dB higher for the Q-channel, so the resulting SFDR is:






Figure 36. f_{RF} = 1909MHz and 1910MHz 2-Tone Receiver Test, f_{L0} = 1930MHz. Ch.1 Is the I-Channel and Ch.2 Is the Q-Channel. Tested without LNA



Figure 37. f_{RF} = 845MHz Receiver Noise Floor Test, f_{L0} = 846MHz. Ch.1 Is the I-Channel and Ch.2 Is the Q-Channel. Tested without LNA

APPENDIX

Chebychev Filter Synthesis with Unequal Terminations

To synthesize Chebychev filters with unequal terminations, two equally terminated filters are synthesized at the two different impedance levels and the resulting networks are joined using the Impedance Bisection Theorem[1]. This method only works with symmetrical odd-order filters. The general lowpass prototype element values are generated by the method shown [2]:

$$\beta = In \left[coth \frac{L_{Ar} |_{dB}}{17.37} \right]$$

$$\gamma = \sinh\left(\frac{\beta}{2n}\right)$$

$$a_k = \sin \frac{\pi (2k-1)}{2n}, k = 1,2,...,n$$

$$b_k = \gamma^2 + \sin^2 \frac{\pi k}{n}, k = 12,...,n$$

where $L_{Ar}|_{dB}$ is the passband ripple in dB, and n is the filter order.

The prototype element values will be:

$$g_1 = \frac{2a_1}{\gamma}$$

$$g_k = \frac{4a_k a_{k-1}}{b_{k-1} g_{k-1}}, k = 1,2,...,n$$

$$g_{n+1} = 1$$
 for n odd

$$g_{n+1} = \coth^2\left(\frac{\beta}{4}\right)$$
 for n even

Assuming the first element is a capacitor, we can scale the filter capacitor prototype values up to our desired cutoff frequency f_C:

$$C_k = \frac{g_k}{2\pi \cdot f_C \cdot R_{1N}}, k = 1,3,...,n$$

The filter inductor values can be scaled with:

$$L_{K} = \frac{g_{k} \cdot R_{IN}}{2\pi \cdot f_{C}}, k = 2, 4, ..., n$$

where R_{IN} is the input impedance and the terminating impedance R_{OUT} is equal to R_{IN} for the n odd case but is scaled by the g_{n+1} prototype value for the n even case.

The Impedance Bisection Theorem can be applied to symmetrical networks by dividing the element values along the networks' plane of symmetry, and then adding the two networks together. The filter response is preserved.

For example, if $L_{Ar}|_{dB}$ = 0.2dB, f_C = 40MHz, R_{IN} = 100 Ω , R_{OUT} = 20 Ω and n = 5, the prototype element values and resulting scaled filter values are listed:

Filter 1:
$$R_{IN} = R_{OUT} = 100\Omega$$

$$g_1 = 1.339 \rightarrow C1 = 53.3pF$$

$$g_2 = 1.337 \rightarrow L1 = 531.98$$
nH

$$g_3 = 2.166 \rightarrow C2 = 86.19pF$$

$$g_4 = 1.337 \rightarrow L2 = 531.98nH$$

$$g_5 = 1.339 \rightarrow C3 = 53.3pF$$

Filter 2:
$$R_{IN} = R_{OUT} = 20\Omega$$

$$g_1 = 1.339 \rightarrow C1 = 266.48pF$$

$$g_2 = 1.337 \rightarrow L1 = 106.4 \text{nH}$$

$$g_3 = 2.166 \rightarrow C2 = 430.93 pF$$

$$g_4 = 1.337 \rightarrow L2 = 106.4 nH$$

$$g_5 = 1.339 \rightarrow C3 = 266.48pF$$

The Impedance Bisection Theorem can be applied at the plane of symmetry about C2 such that a new value of C2 can be computed with half the values of the two filters.

$$C2 \rightarrow \frac{86.19pF}{2} + \frac{430.93pF}{2} = 258.56pF$$

The final unequally-terminated filter design values are shown in Figure 38.




Figure 38. Final Design Schematic

^[1] A.C. Bartlett, "An Extension of a Property of Artificial Lines," Phil. Mag., vol.4, p.902, November 1927

^[2] G. Matthaei, L. Young, and E.M.T. Jones, Microwave Filters, Impedance-Matching Networks, and Coupling Structures, p.99, 1964.

APPENDIX

Image Rejection Calculation

Image rejection can be calculated from the measured gain and phase error responses of the demodulator. Consider the signal diagram of Figure 39:




Figure 39. Signal Diagram for a Demodulator

where:

$$RF(t) = \sin(\omega_{LO} + \omega_{BB})t + \sin(\omega_{LO} - \omega_{IM})t$$

$$LO_I(t) = cos(\omega_{LO}t + \phi_{ERR})$$

$$LO_Q(t) = sin(\omega_{LO}t)$$

 ω_{LO} + ω_{BB} is the desired sideband frequency and ω_{LO} – ω_{IM} is the image frequency. The total phase error of the I and Q channels is lumped into the I-channel LO source as ϕ_{ERR} . The total gain error is represented by A_{ERR} , and is lumped into a gain multiplier in the I-channel.

After lowpass filtering the I and Q signals can be written as:

$$I(t) = \frac{A_{ERR}}{2} \left[sin(\omega_{BB}t - \phi_{ERR}) - sin(\omega_{IM}t + \phi_{ERR}) \right]$$

$$Q(t) = \frac{1}{2} \left[\cos(\omega_{BB}t) + \cos(\omega_{IM}t) \right]$$

Shifting the Q channel by -90° can be accomplished by replacing sine with cosine such that the shifted Q-channel signal is:

$$Q_{-90}(t) = \frac{1}{2} \left[sin(\omega_{BB}t) + sin(\omega_{IM}t) \right]$$

We combine $I(t) + Q_{-90}(t)$ and choose terms containing ω_{BB} as the desired signal:

desired =
$$\frac{1}{2}$$
sin(ω_{BB} t) + $\frac{A_{ERR}}{2}$ sin(ω_{BB} t - ϕ_{ERR})

Similarly, we choose terms containing ω_{IM} as the image signal:

$$image = \frac{1}{2}sin(\omega_{IM}t) - \frac{A_{ERR}}{2}sin(\omega_{IM}t + \phi_{ERR})$$

The image rejection ratio (IRR) can then be written as:

$$IRR|_{dB} = 10log \frac{|desired|^2}{|image|^2}$$

Written in terms of A_{FRR} and ϕ_{FRR} as:

$$IRR|_{dB} = 10log \frac{|1 + A_{ERR}^2 + 2A_{ERR}\cos(\phi_{ERR})|}{|1 + A_{ERR}^2 - 2A_{ERR}\cos(\phi_{ERR})|}$$

Figure 40 shows image rejection as a function of amplitude and phase errors for a demodulator.





Figure 40. Image Rejection as a Function of Gain and Phase Errors

PACKAGE DESCRIPTION


Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

UF Package 24-Lead Plastic QFN (4mm × 4mm)

(Reference LTC DWG # 05-08-1697 Rev B)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS



NOTE:

- 1. DRAWING PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220 VARIATION (WGGD-X)—TO BE APPROVED
 2. DRAWING NOT TO SCALE
 3. ALL DIMENSIONS ARE IN MILLIMETERS
 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
 MOLD FLASH, MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE, IF PRESENT
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE




REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	8/12	Changes to 1950MHz L6, C19 and L5 Matching Component Values	3
		Correction to Plot 5585 G4 Vertical Axis Label	6
		Changes to Plot G20	8
		Changes to Plots G30 and G35	10
		Corrections to Plot G44 Horizontal Axis Label	11
		Changes to Plot G61	13
		Changes to Plot G78	15
		Changes to Figure 1, RF and LO MATCH Table 1950MHz L6, C19 and L5 Component Values	18
		Changes to Figure 5, 1.9GHz L6 and C19 Component Values	20
		Change to Figure 13, 1.9GHz L5 Component Value	22
		Added Reduced Power Consumption Paragraph Title	29
		Correction to Figure 32 Title	29
		31	
В	11/14	Changes to Features and Description	1
		Change to 700MHz IRR	3
		Insert 3500MHz Data and Supply Current Condition	4
		Correction to Plot G19 Vertical Axis Label	8
		Correction to Plot G34 Vertical Axis Label	10
		Correction to Plot G45 Horizontal Axis Label	11
		Correction to Plot G60 Vertical Axis Label	13
		Correction to Plot G77 Vertical Axis Label	15
		Change to Figure 1 RF MATCH 2150MHz Table Values	18
		Change to Figure 13 C13 and L5 Component Values	22
		Change to text "lag (or lead)"	23
		Omission of 6mA Current Arrows	24
		Change in Figure 22 C Value	26
		Change in Figure 33 ADC Output D15	30
		Change in Typical Application ADC Output D15	38



TYPICAL APPLICATION

Simplified Schematic of 1950MHz Receiver, (Only I-Channel Is Shown)



RELATED PARTS

PART Number	DESCRIPTION	COMMENTS
Infrastructure		
LTC5569	300MHz to 4GHz Dual Active Downconverting Mixer	2dB Gain, 26.7dBm IIP3 and 11.7dB NF at 1950MHz, 3.3V/180mA Supply
LT5527	400MHz to 3.7GHz, 5V Downconverting Mixer	2.3dB Gain, 23.5dBm IIP3 and 12.5dB NF at 1900MHz, 5V/78mA Supply
LT5557	400MHz to 3.8GHz, 3.3V Downconverting Mixer	2.9dB Gain, 24.7dBm IIP3 and 11.7dB NF at 1950MHz, 3.3V/82mA Supply
LTC6409	10GHz GBW Differential Amplifier	DC-Coupled, 48dBm OIP3 at 140MHz, 1.1nV/√Hz Input Noise Density
LTC6412	31dB Linear Analog VGA	35dBm OIP3 at 240MHz, Continuous Gain Range –14dB to 17dB
LTC554X	600MHz to 4GHz Downconverting Mixer Family	8dB Gain, >25dBm IIP3, 10dB NF, 3.3V/200mA Supply
LT5554	Ultralow Distortion IF Digital VGA	48dBm OIP3 at 200MHz, 2dB to 18dB Gain Range, 0.125dB Gain Steps
LT5578	400MHz to 2.7GHz Upconverting Mixer	27dBm OIP3 at 900MHz, 24.2dBm at 1.95GHz, Integrated RF Transformer
LT5579	1.5GHz to 3.8GHz Upconverting Mixer	27.3dBm OIP3 at 2.14GHz, NF = 9.9dB, 3.3V Supply, Single-Ended LO and RF Ports
LTC5590	Dual 600MHz to 1.7GHz Downconverting Mixer	8.7dB Gain, 26dBm IIP3, 9.7dB Noise Figure
LTC5591	Dual 1.3GHz to 2.3GHz Downconverting Mixer	8.5dB Gain, 26.2dBm IIP3, 9.9dB Noise Figure
LTC5592	Dual 1.6GHz to 2.7GHz Downconverting Mixer	8.3dB Gain, 27.3dBm IIP3, 9.8dB Noise Figure
RF PLL/Synth	nesizer with VCO	
LTC6946-1	Low Noise, Low Spurious Integer-N PLL with Integrated VCO	373MHz to 3.74GHz, -157dBc/Hz WB Phase Noise Floor, -100dBc/Hz Closed-Loop Phase Noise
LTC6946-2	Low Noise, Low Spurious Integer-N PLL with Integrated VCO	513MHz to 4.9GHz, -157dBc/Hz WB Phase Noise Floor, -100dBc/Hz Closed-Loop Phase Noise
LTC6946-3	Low Noise, Low Spurious Integer-N PLL with Integrated VCO	640MHz to 5.79GHz, –157dBc/Hz WB Phase Noise Floor, –100dBc/Hz Closed-Loop Phase Noise
ADCs		
LTC2145-14	14-Bit, 125Msps 1.8V Dual ADC	73.1dB SNR, 90dB SFDR, 95mW/Ch Power Consumption
LTC2185	16-Bit, 125Msps 1.8V Dual ADC	76.8dB SNR, 90dB SFDR, 185mW/Channel Power Consumption
LTC2158-14	14-Bit, 310Msps 1.8V Dual ADC, 1.25GHz Full-Power Bandwidth	68.8dB SNR, 88dB SFDR, 362mW/Ch Power Consumption, 1.32V _{P-P} Input Range