



June 1997-3

### **FEATURES**

- Fully Integrated Transmit Interface for DS3/STS-1 or E3
- Integrated Pulse Shaping Circuit
- Compliance with Compatibility Bulletin 119
- Compliance with CCITT Recommendations G.703 & G.824
- Compliance with Bellcore TR-NWT-000499
- Compliance with ANSI T1.404
- Built-in B3ZS/HDB3 Encoder and Decoder
- Remote and Local Loopback Functions
- Single 5V Power Supply

## **APPLICATIONS**

- Interface for SONET, DS-3 and E3 Network Equipment
- Digital Cross-Connect Systems
- CSU/DSU Equipment
- PCM Test Equipment
- Fiber Optic Terminals

## **GENERAL DESCRIPTION**

The XR-T7296 is a fully integrated PCM Line Driver IC intended for DS3 (44.736Mbps) or E3 (34.368Mbps) applications. It can also be used for transmitting SONET STS-1 (51.84Mbps) signals over coaxial cable. The IC is designed to complement either XR-T7295 DS3/SONET STS-1 or XR-T7295E E3 Integrated Line Receivers. The XR-T7296 converts input clock and dual-rail unipolar data into AMI pulses according to AT&T Technical Advisory No. 34 or CCITT G.703 recommendations.

The device provides B3ZS (DS3) or HDB3 (E3) encoding functions for data to be transmitted to the line. A complimentary decoder circuit is also included in the chip for decoding received signals from an external line receiver. Both encoder and decoder functions can be

disabled independently through external control pins. In the receive direction, coding errors and bipolar violations are detected and flagged at an output pin.

On-chip pulse shaper circuitry eliminates normally required external components for line equalization to meet the cross-connect template. For system level trouble-shooting and testing, both local and remote loop-backs are possible with the built-in loop-back circuit.

The XR-T7296 is manufactured using BiCMOS technology and is packaged in a 28-pin PDIP or SOJ packages. The device requires a single 5V power supply and consumes a maximum power of 700mW. (Line current feed + device dissipation).

# **ORDERING INFORMATION**

Part No.	Package	Operating Temperature Range
XR-T7296IP	28 Lead 600 Mil PDIP	-40°C to +85°C
XR-T7296IW	28 J Lead 300 Mil JEDEC SOJ	-40°C to +85°C





# **BLOCK DIAGRAM**





Figure 1. XR-T7296 Block Diagram



## **PIN CONFIGURATION**



28 Lead PDIP (0.600")

28 Lead SOJ (Jedec, 0.300")

## PIN DESCRIPTION

Pin #	Symbol	Type	Description	
1	CLK	I	Receive Clock Input. Input sampling clock for RPDATA and RNDATA.	
2	RLOOP	1	Remote Loop Back. A high on this pin causes RPDATA and RNDATA to transmitted to the line using RCLK. Setting RLOOP and LLOOP high simultaneously is not permitted.	
3	LLOOP	I	<b>Local Loop Back.</b> A high on this pin causes TPDATA and TNDATA to pass through the encoder and output at RPOS and RNEG respectively. Setting LLOOP and RLOOP high simultaneously is not permitted.	
4	DS3,STS-1/ E3	I	<b>DS3, STS-1 or E3 Select Pin</b> . A high on this pin selects DS3 or STS-1 operation and sets the encoder and decoder in B3ZS mode. A low selects E3 and sets the encoder and decoder in HDB3 mode.	
5	TAOS	I	Transmit All Ones Select. A high on this pin causes a continuous AMI all 1's pattern to be transmitted to the line. The frequency is determined by TCLK.	
6	V <sub>DD</sub> D		5 V Digital Supply (±5%) for all logic circuitry.	
7	TPDATA	I	<b>Transmit Positive Data</b> . TPDATA is sampled on the falling edge of TCLK. Pin 7 and pin 8 can be tied together for binary input signals.	
8	TNDATA	I	<b>Transmit Negative Data.</b> TNDATA is sampled on the falling edge of TCLK. Pin 7 and pin 8 can be tied together for binary input signals.	
9	TCLK	- 1	Transmit Clock for TPDATA and TNDATA.	
10	GNDD		Digital Ground for all logic circuitry.	
11	ENCODIS	1	<b>Encoder Disable.</b> A high on this pin disables B3ZS or HDB3 encoding functions, unless overridden by TAOS request. This pin must be set high if TPDATA and TNDATA are already encoded.	
12	DECODIS	I	Decoder Disable. A high on this pin disables B3ZS or HDB3 decoding functions.	





# PIN DESCRIPTION (CONT'D)

Pin#	Symbol	Туре	Description		
13	BPV	0	<b>Bipolar Violation Output</b> . This pin goes high for one bit period when a bipolar violation not corresponding to the appropriate coding rule or coding error is detected in the RPDATA/RNDATA signals.		
14	RNRZ	0	Receive Binary Data. Signal on this pin is the ORed-output of RPOS and RNEG.		
15	RNEG	0	Receive Negative Data. This signal is the decoded version of RNDATA. <sup>1</sup>		
16	RPOS	0	Receive Positive Data. This signal is the decoded version of RPDATA.1		
17	RCLKO	0	Receive Clock Output. This signal is the inverted version of RCLK.		
18	DMO	0	<b>Driver Monitor Output.</b> If no transmitted AMI signal is present on MTIP and MRING for 128 ±32 TCLK clock periods. DMO goes high until the next AMI signal is detected.		
19	MRING	l	<b>Monitor Ring Input</b> . AMI signal from TRING can be connected to this pin for line driver failure detection. Internally pulled high.		
20	MTIP	l	<b>Monitor Tip Input</b> . AMI signal from TTIP can be connected to this pin for line driver failure detection. Internally pulled high.		
21	GNDA		Analog Ground for analog circuitry.		
22	TRING	0	Transmit Ring Output. Transmit AMI signal is driven to the line via a 1:1 transformer from this pin.		
23	TTIP	0	<b>Transmit Tip Output.</b> Transmit AMI signal is driven to the line via a 1:1 transformer from this pin.		
24	$V_{DD}A$	-	5V Analog Supply (±5%) for analog circuitry.		
25	TXLEV	I	<b>Transmit Level Select.</b> The output signal amplitude at TTIP and TRING can be varied by setting this pin high or low. When the cable length is greater than 225 ft. TXLEV should be set high. When it is below 225 ft, it should be set low. This pin is active only with pin 4 set to DS3 or STS-1 mode.		
26	ICT	l	<b>In-circuit Testing.</b> A low at this pin causes all digital and analog outputs to go into a high-impedance state to allow for in-circuit testing. Internally pulled high.		
27	RPDATA	l	<b>Receive Positive Data</b> . NRZ input data to the decoder block. Sampled on the falling edge of RCLK.		
28	RNDATA	I	Receive Negative Data. NRZ input data of the decoder block. Sampled on falling edge of RCLK.		

## Note



<sup>&</sup>lt;sup>1</sup> If a bipolar violation occurs, RPOS and RNEG can correspond to the decoded versions of RNDATA and RPDATA respectively. If DECODIS is high, RPOS and RNEG always track RPDATA and RNDATA respectively.



**ELECTRICAL CHARACTERISTICS** (See Figure 8)

Test Conditions:  $V_{DD}$  = 5V  $\pm$ 5%,  $T_A$  = -40°C to +85°C, unless otherwise specified. All timing characteristics are measured with 10pF loading.

Symbol	Parameter	Min.	Тур.	Max.	Units		
AC Electrical Characteristics							
	TCLK Clock Duty Cycle (DS3 / STS-1)	45	50	55	%		
	TCLK Clock Duty Cycle (E3)	47	50	53	%		
tR	TCLK Clock Rise Time (10% to 90%)			4.0	ns		
tF	TCLK Clock Fall Time (10% to 90%)			4.0	ns		
tTSU	TPDATA/TNDATA to TCLK Falling Set Up Time	4.0			ns		
tTHO	TPDATA/TNDATA to TCLK Falling Hold Time	5.0			ns		
tTDY	TTIP/TRING to TCLK Rising Propagation Delay <sup>1</sup>	0.6		14	ns		
	RCLK Clock Duty Cycle	45	50	55	%		
tR	RCLK Clock Rise Time (10% to 90%)			4.0	ns		
tF	RCLK Clock Fall Time (10% to 90%)			4.0	ns		
tRSU	RPDATA/RNDATA to RCLK Falling Set Up Time	4.0			ns		
tRHO	RPDATA/RNDATA to RCLK Falling Hold Time	5.0			ns		
tR	RCLKO Clock Rise Time (10% to 90%)			4.0	ns		
tF	RCLKO Clock Fall Time (10% to 90%)			4.0	ns		
tRDY	RPOS/RNEG/RNRZ to RCLKO Rising Propagation Delay <sup>2</sup>			4.0	ns		
DC Electrica	I Characteristics						
V <sub>DD</sub> D, V <sub>DD</sub> A	DC Supply Voltage	4.75	5	5.25	V		
	Supply Current <sup>3</sup>			133	mA		
$V_{IL}$	Input Low Voltage	0		0.5	V		
$V_{IH}$	Input High Voltage	V <sub>DD</sub> * 0.7		V <sub>DD</sub> D	V		
V <sub>OL</sub>	Output Low Voltage I <sub>OUT</sub> =-4.0mA	GNDD		0.4	V		
V <sub>OH</sub>	Output High Voltage I <sub>OUT</sub> =3.0mA	V <sub>DD</sub> D - 0.5		V <sub>DD</sub> D	V		
ΙL	Input Leakage Current <sup>4</sup>			±10	μΑ		
	Pin 19/20/26 (Input=0V)	-50		-150	μΑ		
C <sub>I</sub>	Input Capacitance			10	pF		
$C_L$	Load Capacitance			10	pF		

#### Notes.

Specifications are subject to change without notice



When the encoder is enabled, a handling delay of four and a half TCLK clock cycles for B3ZS and five and half clock cycles for HDB3 always exists between TPDATA/TNDATA and TTIP/TRING. The handling delay is reduced to two clock cycles when the encoder is disabled.

<sup>&</sup>lt;sup>2</sup> When the decoder is enabled, a handling delay of six and a half RCLK clock cycles will always exist between RPDATA/RNDATA and RPOS/RNEG/RNRZ. The handling delay is reduced to one and half RCLK clock cycles when the decoder is disabled.

<sup>&</sup>lt;sup>3</sup> Supply current is measured with transmitter sending all ones AMI signal and with Transmit Level (TXLEV) set to high.

<sup>&</sup>lt;sup>4</sup> All inputs except pin 19, 20 and pin 26.



## **ABSOLUTE MAXIMUM RATINGS**

Power Supply0.5 to +6.5V	Power Dissipation DIP Pkg 1W
Storage Temperature65°C to 150°C	Input Voltage (Any Pin)0.5V to V <sub>DD</sub> + 0.5V
Voltage At Any Pin0.5V to V <sub>DD</sub> +0.5V	Input Current (Any Pin)
Power Dissipation SOJ Pkg 725mW	

# **SYSTEM DESCRIPTION**

#### **B3ZS/HDB3 ENCODER**

Data to be transmitted is input to the encoder block to be encoded either in B3ZS or HDB3 as determined by the state of the DS3,STS-1/E3 pin. Input data format can be unipolar or binary. For binary signals, TPDATA and TNDATA need to be connected together externally. The line code used for DS3 is B3ZS. In this mode, each block of three consecutive zeros is removed and replaced by one of two codes which contain bipolar violation. These replacement codes are B0V and 00V; where B indicates a pulse conforming with the bipolar rule and V represents a pulse violating the rule. The choice of these codes is made such that an odd number of B pulses will be transmitted between consecutive bipolar violation (V) pulses. For E3 format, the line code is HDB3. The encoding rule of HDB3 is similar to B3ZS except the number of consecutive zeros is increased to four before a code replacement can take place. The replacement codes in this case are 000V and B00V.

STS-1 operation is achieved by placing the part in the DS3 mode and using 51.84 MHz clocks. Logic operation for STS-1 is the same for DS3.

# TRANSMIT ALL ONE SELECT

Setting TAOS high causes continuous AMI encoded 1s to be transmitted to the line. In this mode, input TPDATA and TNDATA are ignored. If remote loop back (RLOOP) is set high, any TAOS request is ignored.

## **REMOTE LOOP-BACK**

Setting RLOOP high causes receive RPDATA and RNDATA to be transmitted to the line through TTIP and TRING. The data rate is determined by RCLK. In this mode, TPDATA and TNDATA are ignored.

## **LOCAL LOOPBACK**

Setting LLOOP high causes TPDATA and TNDATA to go through both the encoder and the decoder. In this mode, the transmit signal RCLKO, RPOS and RNEG corresponds to TCLK, TPDATA and TNDATA respectively. Unless overriden by TAOS request, TPDATA and TNDATA will still be transmitted to the line. Setting RLOOP and LLOOP high simultaneously is not permitted.

### **B3ZS/HDB3 DECODER**

The decoder block is included to perform B3ZS or HDB3 decoding as determined by the state of the DS3, STS-1/E3 pin. In the B3ZS format, the decoder detects both B0V and 00V pulses and replaces them with 000 data. If HDB3 decoding is selected by setting the DS3, STS-1/E3 pin low, B00V and 000V pulses will be detected and replaced with 0000 code. In both cases, bipolar violation and coding errors which do not conform to the coding scheme are detected and indicated at the BPV output pin.

## **DECODER DISABLE**

For testing purposes and in applications where the decoder needs to be bypassed, the decoder can be disabled by setting DECODIS high. In this mode all bipolar violation pulses are indicated at the BPV pin.

# **BIPOLAR VIOLATION**

The BPV pin will go high for one bit period when a bipolar violation not corresponding to the appropriate coding rule or a code error is detected on the RPDATA/RNDATA. The violation pulse is always removed from the decoder output RPOS / RNEG when DECODIS is set low.






#### **PULSE SHAPER**

The pulse shaper circuit uses a combination of filters and slew rate control techniques to pre-shape the pulse going out to the line. The amplitude of the transmit pulse can be adjusted using the TXLEV (Transmit Level) pin. When the distance to the cross-connect exceeds 225 ft, TXLEV should be set high. When the distance is less than 225 ft. TXLEV should be set low. Setting TXLEV high enables the transmitter to send out a nominal voltage of 1.0V peak, and 850mV peak when low. The state of TXLEV pin has no effect on E3 operation.

### **DRIVER MONITOR**

Using TTIP and TRING as input, the driver monitor detects driver failure by monitoring the activities at MTIP and MRING. If no signal is detected on these pins for 128 TCLK cycles  $\pm$  32 cycles, DMO will be set high until the next AMI signal is detected.



Note

Figure 2. Transmit Pulse Amplitude Test Circuit

Parameter	Value
Turn Ratio	1:1
Primary Inductance	40μΗ
Isolation Voltage	1500Vrms
Leakage Inductance	0.6μΗ

**Table 1. Transmit Transformer Characteristics** 

<sup>&</sup>lt;sup>1</sup> Transformer = Pulse Engineering PE 65966, PE 65967 Surface Mount, Same Transformer for DS3, STS-1 and E3.



## **DS3 SIGNAL REQUIREMENTS AT THE DSX**

For DS3 operation, pulse characteristics are specified at the DSX-3, which is an interconnection and test point referred to as the crossconnect. The crossconnect exists at the point where the transmitted signal reaches the distribution frame jack. The DSX-3 interconnection specification tables list the signal requirements (*Table 1*). The XR-T7296 can transmit through 450 feet of 782A cable to the DSX-3 in DS3 mode.

Currently, two isolated pulse template requirements exist: the ANSI T1.404 pulse template (*See Table 3 and Figure 3*) and the Bellcore TR-NWT-000499 pulse template. The pulse transmitted by the XR-T7296 meets these templates.

Parameter	Specification		
Line Rate	44.736Mbps ± 20 ppm		
Line Code	Bipolar with three-0 substitution (B3ZS)		
Test Load	75 Ω ±5%		
Pulse Shape	An isolated pulse must fit the template in <i>Figure 3</i> or <i>Figure 4</i> . The pulse amplitude may be scaled by a constant factor to fit the template. The pulse amplitude must be between 0.36Vpk and 0.85Vpk, measured at the center of the pulse.		
Power Levels	For an all 1s transmitted pattern, the power at 22.368 $\pm$ 0.002MHz must be -1.8 to +5.7dBm, and the power at 44.736 $\pm$ .002MHz must be -21.8dBm to -14.3dBm. <sup>2, 3</sup>		

#### Notes

Table 2. DSX-3 Interconnection Specification

Lo	ower Curve	Upper Curve		
Time Equation		Time	Equation	
T ≤ -0.36	-0.03	T ≤-0.68	+0.03	
-0.36 ≤ T ≤+0.36	$0.5 [1 + \sin^{\pi/2} [1 + T/0.18]] - 0.03$	$-0.68 \le T \le +0.36$	$0.5[1 + \sin^{\pi/2} [1 + T/0.34]] + 0.03$	
+0.36 ≤ T	-0.03	+0.36	0.05+0.407e <sup>-1.84(T-0.36)</sup>	

Table 3. DSX-3 Pulse Template Boundaries for ANSI T1.404 Standards (See Figure 3.)

Lower Curve		Upper Curve		
Time Equation		Time	Equation	
-0.85 ≤ T ≤ -0.36	-0.03	-0.85≤ T≤ -0.68	+0.03	
$-0.36 \le T \le +0.36$	$0.5 [1 + \sin^{\pi/2} [1 + T/0.18]] -0.03$	$-0.68 \le T \le +0.36$	$0.5[1 + \sin^{\pi/2} [1 + T/0.34]] + 0.03$	
$+0.36 \le T \le +1.4$	-0.03	-0.68 ≤ T≤ 0.36	0.08+0.407e <sup>-1.84(T-0.36)</sup>	

Table 4. DSX-3 Pulse Template Boundaries for Bellcore TR-NWT-000499 Standards (See Figure 4)



<sup>&</sup>lt;sup>1</sup> The pulse template proposed by G.703 standards is shown in Figure 4 and specified in Table 4 The proposed G.703 standards further state that the voltage in a time slot containing a 0 must not exceed  $\pm 5\%$  of the peak pulse amplitude, except for the residue of preceding pulses.

<sup>&</sup>lt;sup>2</sup> The power levels specified by the proposed G.703 standards are identical except that the power is to be measured in 3kHz bands.

<sup>&</sup>lt;sup>3</sup> The all 1s pattern must be a pure all 1s signal, without framing or other control bits.




Figure 3. DSX-3 Isolated Pulse Template for ANSI T1.404 Standards




Figure 4. DSX-3 Isolated Pulse Template for Bellcore TR-NWT-000499

# **STS-1 SIGNAL REQUIREMENTS**

For STS-1 operation, the cross-connect is referred at the STSX-1. *Table 5* lists the signal requirements at the STSX-1. Instead of the DS3 isolated pulse template, an eye diagram mask is specified for STS-1 operation (TA-TSY-000253). (See *Figure 5*).

Parameter	Specification
Line Rate	51.84Mbps
Line Code	Bipolar with three-0 substitution (B3ZS)
Test Load	75 $\Omega \pm$ 5%
Power Levels	A wide-band power level measurement at the STSX-1 interface using a low- pass filter with a 3dB cutoff frequency of at least 200MHz is within -2.7dBm and 4.7dBm.

**Table 5. STSX-1 Interconnection Specification** 




Figure 5. STSX-1 Isolated Pulse Template for Bellcore TA-TSY-000253



# **E3 SIGNAL REQUIREMENTS**

The T7296 is designed to transmit pulses that conform to CCITT recommendation G.703. *Figure 6* shows the E3

pulse mask requirement recommended in G.703, and *Table 6* shows the pulse specifications.




Figure 6. CCITT G.703 Pulse Mark at the 34,368-kbit/s Interface

Parameter	Value
Pulse Shape (Nominally Rectangular)	All marks of a valid signal must conform with the mask (see Figure 6), irrespective of the sign
Pair(s) In Each Direction	One coaxial pair
Test Load Impedance	75Ω resistive
Nominal Peak Voltage of a Mark (Pulse)	1.0V
Peak Voltage of a Space (No Pulse)	0V ± 0.1V
Nominal Pulse Width	14.55ns
Ratio of the Amplitudes of Positive and Negative Pulses at the Center of a Pulse Interval	0.95 to 1.05
Ratio of the Widths of Positive and Negative Pulses at the Nominal Half Amplitude	0.95 to 1.05

**Table 6. E3 Pulse Specifications** 









Figure 7. Timing Diagrams for System Interface





The delay from RPDATA/RNDATA to RPOS/RNEG/RNRZ is not shown here.

Figure 8. Bipolar Violation Example for B3ZS Mode







Figure 9. Evaluation System Schematic



# 28 LEAD PLASTIC DUAL-IN-LINE (600 MIL PDIP)

Rev. 1.00



	INCHES		MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX
Α	0.160	0.250	4.06	6.35
A <sub>1</sub>	0.015	0.070	0.38	1.78
A <sub>2</sub>	0.125	0.195	3.18	4.95
В	0.014	0.024	0.36	0.56
B <sub>1</sub>	0.030	0.070	0.76	1.78
С	0.008	0.014	0.20	0.38
D	1.380	1.565	35.05	39.75
Е	0.600	0.625	15.24	15.88
E <sub>1</sub>	0.485	0.580	12.32	14.73
е	0.10	0 BSC	2.5	4 BSC
e <sub>A</sub>	0.60	00 BSC	15.24 BSC	
e <sub>B</sub>	0.600	0.700	15.24	17.78
L	0.115	0.200	2.92	5.08
α	0°	15°	0°	15°


Note: The control dimension is the inch column







# 28 LEAD SMALL OUTLINE J LEAD (300 MIL JEDEC SOJ)

Rev. 1.00







	INCHES		MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX
Α	0.145	0.200	3.60	5.08
A <sub>1</sub>	0.025		0.64	
A <sub>2</sub>	0.120	0.140	3.05	3.56
В	0.014	0.020	0.36	0.51
С	0.008	0.013	0.20	0.30
D	0.697	0.712	17.70	18.08
Е	0.292	0.300	7.42	7.62
E <sub>1</sub>	0.262	0.272	6.65	6.91
е	0.050 BSC		1.27 BSC	
Н	0.335	0.347	8.51	8.81
R	0.030	0.040	0.76	1.02

Note: The control dimension is the inch column





## NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1992 EXAR Corporation
Datasheet June 1997

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

