

Description

thyristor-S Series are low capacitance devices designed to protect broadband equipment such as VOIP, DSL modems and DSLAMs from damaging overvoltage transients.

The series provides a surface mount solution that enables equipment to comply with global regulatory standards while limiting the impact to broadband signals.



Features and Benefits

- Low voltage overshoot
- Low on-state voltage
- Does not degrade with use
- Fails short circuit when surged in excess of ratings
- Low Capacitance

Applicable Global Standards

- TIA-968-A
- ITU K.20/21 Enhanced level*
- ITU K.20/21 Basic Level
- GR 1089 Inter building*
- GR 1089 Inter building
- IEC 6100-4-5
- YD/T 1082
- YD/T 993
- YD/T 950

Electrical Characteristics

Part Number	V_{DRM} @ $I_{DRM}=5\mu A$	V_s @ 100V/ μS	V_T @ $I_T=2.2Amps$	I_S	I_T	I_H	Capacitance @1MHz, 2V bias	
	V min	V max	V max	mA max	A max	mA min	pF min	pF max
P0060SA	6	25	4	800	2.2	50	25	150
P0080SA	6	25	4	800	2.2	50	25	150
P0220SA	15	32	4	800	2.2	50	25	150
P0300SA	25	40	4	800	2.2	50	15	140
P0640SA	58	77	4	800	2.2	150	40	60
P0720SA	65	88	4	800	2.2	150	35	60
P0900SA	75	98	4	800	2.2	150	25	55
P1100SA	90	130	4	800	2.2	150	30	50
P1300SA	120	160	4	800	2.2	150	25	45
P1500SA	140	180	4	800	2.2	150	25	45
P1800SA	170	220	4	800	2.2	150	25	50
P2300SA	190	260	4	800	2.2	150	30	50
P2600SA	220	300	4	800	2.2	150	25	50
P3100SA	275	350	4	800	2.2	150	20	45
P3500SA	320	400	4	800	2.2	150	20	45

Electrical Characteristics

Part Number	V_{DRM} @ $I_{DRM}=5\mu A$	V_S @ 100V/ μS	V_T @ $I_T=2.2Amps$	I_S	I_T	I_H	Capacitance @1MHz, 2V bias	
	V min	V max	V max	mA max	A max	mA min	pF min	pF max
P0060SB	6	15	4	800	2.2	50	25	80
P0080SB	6	25	4	800	2.2	50	25	80
P0220SB	15	32	4	800	2.2	50	25	100
P0300SB	25	40	4	800	2.2	50	15	140
P0640SB	58	77	4	800	2.2	150	40	80
P0720SB	65	88	4	800	2.2	150	35	75
P0900SB	75	98	4	800	2.2	150	35	70
P1100SB	90	130	4	800	2.2	150	30	70
P1300SB	120	160	4	800	2.2	150	25	70
P1500SB	140	180	4	800	2.2	150	25	70
P1800SB	170	220	4	800	2.2	150	25	70
P2300SB	190	260	4	800	2.2	150	20	70
P2600SB	220	300	4	800	2.2	150	25	70
P3100SB	275	350	4	800	2.2	150	20	65
P3500SB	320	400	4	800	2.2	150	20	55

Part Number	V_{DRM} @ $I_{DRM}=5\mu A$	V_S @ 100V/ μS	V_T @ $I_T=2.2Amps$	I_S	I_T	I_H	Capacitance @1MHz, 2V bias	
	V min	V max	V max	mA max	A max	mA min	pF min	pF max
P0060SC	6	15	4	800	2.2	50	45	100
P0080SC	6	25	4	800	2.2	50	45	100
P0220SC	15	32	4	800	2.2	50	30	110
P0300SC	25	40	4	800	2.2	50	25	80
P0640SC	58	77	4	800	2.2	150	55	155
P0720SC	65	88	4	800	2.2	150	50	150
P0900SC	75	98	4	800	2.2	150	45	140
P1100SC	90	130	4	800	2.2	150	45	115
P1300SC	120	160	4	800	2.2	150	40	115
P1500SC	140	180	4	800	2.2	150	35	110
P1800SC	170	220	4	800	2.2	150	35	110
P2300SC	190	260	4	800	2.2	150	30	120
P2600SC	220	300	4	800	2.2	150	30	120
P3100SC	275	350	4	800	2.2	150	30	110
P3500SC	320	400	4	800	2.2	150	25	110



Surge Ratings

Series	I _{PP}					I _{TSM} 50/60 Hz	di/dt
	2x10 µs	8x20 µs	10x160 µs	10x560 µs	10x1000 µs	A min	A/µs max
	A min	A min	A min	A min	A min		
A	150	150	90	50	45	20	500
B	250	250	150	100	80	30	500
C	500	400	200	150	100	50	500

Notes:

- Peak pulse current rating (I_{PP}) is repetitive and guaranteed for the life of the product.

1 Current waveform in µs

- I_{PP} ratings applicable over temperature range of -40°C to +85°C


2 Voltage waveform in µs

- The device must initially be in thermal equilibrium with $-40^{\circ}\text{C} \leq T_j \leq +150^{\circ}\text{C}$


Thermal Considerations

Package	Symbol	Parameter	Value	Unit
DO-214AA 	T_j	Operating Junction Temperature Range	-40 to +150	°C
	T_s	Storage Temperature Range	-65 to +150	°C
	R_{JJA}	Thermal Resistance: Junction to Ambient	90	°C/W


V-I Characteristics



$t_r \times t_d$ Pulse Waveform



Normalized V_s Change vs. Junction Temperature



Normalized DC Holding Current vs. Case Temperature





Figure 1.E Examples of protection stages for line cards



In such a stage, parallel function is assumed by one or several Trisil, and is used to protect against short duration surge (lightning). During this kind of surges the Trisil limits the voltage across the device to be protected at its break over value and then fires. The fuse assumes the series function, and is used to protect the module against long duration or very high current mains disturbances (50/60Hz). It acts by safe circuit opening. Lightning surge and mains disturbance surges are defined by standards like GR1089, FCC part 68, ITU-T K20.

Figure 2. Typical circuits







Figure 3.T Test circuit 1 for Dynamic I_{BO} and V_{BO} parameters

 Figure 4. Test circuit 2 for I_{BO} and V_{BO} parameters



Figure 5. Test circuit 3 for dynamic I_H parameter

Soldering Parameters

Figure 5 Test circuit 3 for dynamic I_L parameter

Reflow Condition		Pb-Free assembly (see Fig. 1)
Pre Heat	- Temperature Min ($T_{s(min)}$)	+150°C
	- Temperature Max ($T_{s(max)}$)	+200°C
	- Time (Min to Max) (t_s)	≤ 180 secs.
Average ramp up rate (Liquidus Temp (T_L) to peak)	D.U.T.	3°C/sec. Max.
$T_{s(max)}$ to T_L - Ramp-up Rate		3°C/sec. Max.
Reflow	- Temperature (T_L) (Liquidus)	427°C
	- Temperature (t_L)	60-150 secs.
Peak Temp (T_p)		+260(+0/-5)°C
Time within 5°C of actual Peak Temp (t_p)		30 secs. Max. ws to confirm the holding current (I_H) level in a $t^{(25°C \text{ to peak})}$
Ramp-down Rate		6°C/sec. Max.
Time 25°C to Peak Temp (T_p)		8 min. Max.
Do not exceed		+260°C

1/ Adjust the current level at the I_V value by short circuiting the AK of the D.U.T.




Physical Specifications

Lead Material	Copper Alloy
Terminal Finish	100% Matte-Tin Plated
Body Material	UL recognized epoxy meeting flammability classification 94V-0

Environmental Specifications


High Temp Voltage Blocking	80% Rated V_{DRM} (V_{AC} Peak) +125°C or +150°C, 504 or 1008 hrs. MIL-STD-750 (Method 1040) JEDEC, JESD22-A-101
Temp Cycling	-65°C to +150°C, 15 min. dwell, 10 up to 100 cycles. MIL-STD-750 (Method 1051) EIA/JEDEC, JESD22-A-104
Biased Temp & Humidity	52 V _{DC} (+85°C) 85% RH, 504 up to 1008 hrs. EIA/JEDEC, JESD22-A-101
High Temp Storage	+150°C 1008 hrs. MIL-STD-750 (Method 1031) JEDEC, JESD22-A-101
Low Temp Storage	-65°C, 1008 hrs.
Thermal Shock	0°C to +100°C, 5 min. dwell, 10 sec. transfer, 10 cycles. MIL-STD-750 (Method 1056) JEDEC, JESD22-A-106
Autoclave (Pressure Cooker Test)	+121°C, 100% RH, 2atm, 24 up to 168 hrs. EIA/JEDEC, JESD22-A-102
Resistance to Solder Heat	+260°C, 30 secs. MIL-STD-750 (Method 2031)
Moisture Sensitivity Level	85% RH, +85°C, 168 hrs., 3 reflow cycles (+260°C Peak). JEDEC-J-STD-020, Level 1

Dimensions — DO-214AA




Dimensions	Inches		Millimeters	
	Min	Max	Min	Max
A	0.130	0.156	3.30	3.95
B	0.201	0.220	5.10	5.60
C	0.077	0.087	1.95	2.20
D	0.159	0.181	4.05	4.60
E	0.030	0.063	0.75	1.60
F	0.075	0.096	1.90	2.45
G	0.002	0.008	0.05	0.20
H	0.077	0.104	1.95	2.65
K	0.006	0.016	0.15	0.41

Part Numbering




Part Marking



Packing Options

Package Type	Description	Quantity	Added Suffix	Industry Standard
S	DO-214AA Tape & Reel Pack	2500	N/A	EIA-481-D

Tape and Reel Specification — DO-214AA



SHANGHAI LEIDITECH ELECTRONICS TECHNOLOGY CO., LTD
Phone: +86- 021-50827201
Email:sale1@leiditech.com
<http://www.leiditech.com>

