

# TIBPAL16L8-15M, TIBPAL16R4-15M, TIBPAL16R6-15M, TIBPAL16R8-15M HIGH-PERFORMANCE *IMPACT*<sup>™</sup> PAL<sup>®</sup> CIRCUITS

SRPS018A – D3338, JANUARY 1986 – REVISED MAY 1996

- **High-Performance Operation:**  
Propagation Delay . . . 15 ns Max
- **Power-Up Clear on Registered Devices (All Register Outputs are Set High, but Voltage Levels at the Output Pins Go Low)**
- **Package Options Include Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) 300-mil DIPs**
- **Dependable Texas Instruments Quality and Reliability**


DEVICE	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
PAL16L8	10	2	0	6
PAL16R4	8	0	4 (3-state buffers)	4
PAL16R6	8	0	6 (3-state buffers)	2
PAL16R8	8	0	8 (3-state buffers)	0

## description


These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These *IMPACT-X*<sup>™</sup> circuits combine the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

The TIBPAL16' M series is characterized for operation over the full military temperature range of -55°C to 125°C.

TIBPAL16L8'  
J OR W PACKAGE  
(TOP VIEW)



TIBPAL16L8'  
FK PACKAGE  
(TOP VIEW)



Pin assignments in operating mode



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

IMPACT is a trademark of Texas Instruments Incorporated.  
PAL is a registered trademark of Advanced Micro Devices Inc.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated


# TIBPAL16L8-15M, TIBPAL16R4-15M, TIBPAL16R6-15M, TIBPAL16R8-15M HIGH-PERFORMANCE *IMPACT*™ PAL® CIRCUITS

SRPS018A – D3338, JANUARY 1986 – REVISED MAY 1996


**TIBPAL16R4'**  
**J OR W PACKAGE**  
**(TOP VIEW)**




**TIBPAL16R4'**  
**FK PACKAGE**  
**(TOP VIEW)**




**TIBPAL16R6'**  
**J OR W PACKAGE**  
**(TOP VIEW)**




**TIBPAL16R6'**  
**FK PACKAGE**  
**(TOP VIEW)**



**TIBPAL16R8'**  
**J OR W PACKAGE**  
**(TOP VIEW)**



**TIBPAL16R8'**  
**FK PACKAGE**  
**(TOP VIEW)**




Pin assignments in operating mode

TIBPAL16L8-15M, TIBPAL16R4-15M, TIBPAL16R6-15M, TIBPAL16R8-15M  
 HIGH-PERFORMANCE *IMPACT*™ PAL® CIRCUITS

SRPS018A – D3338, JANUARY 1986 – REVISED MAY 1996

functional block diagrams (positive logic)





⋯ denotes fused inputs



# TIBPAL16L8-15M, TIBPAL16R4-15M, TIBPAL16R6-15M, TIBPAL16R8-15M HIGH-PERFORMANCE *IMPACT*™ PAL® CIRCUITS

SRPS018A – D3338, JANUARY 1986 – REVISED MAY 1996

## functional block diagrams (positive logic)




~ denotes fused inputs

# TIBPAL16L8-15M, TIBPAL16R4-15M, TIBPAL16R6-15M, TIBPAL16R8-15M HIGH-PERFORMANCE *IMPACT*™ *PAL*® CIRCUITS

SRPS018A – D3338, JANUARY 1986 – REVISED MAY 1996

## TIBPAL16L8-15M logic diagram (positive logic)



Fuse number = First fuse number + Increment




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# TIBPAL16L8-15M, TIBPAL16R4-15M, TIBPAL16R6-15M, TIBPAL16R8-15M HIGH-PERFORMANCE *IMPACT*™ PAL® CIRCUITS

SRPS018A – D3338, JANUARY 1986 – REVISED MAY 1996

## TIBPAL16R4-15M logic diagram (positive logic)




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# TIBPAL16L8-15M, TIBPAL16R4-15M, TIBPAL16R6-15M, TIBPAL16R8-15M HIGH-PERFORMANCE *IMPACT*™ PAL® CIRCUITS

SRPS018A – D3338, JANUARY 1986 – REVISED MAY 1996

## TIBPAL16R6-15M logic diagram (positive logic)




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# TIBPAL16L8-15M, TIBPAL16R4-15M, TIBPAL16R6-15M, TIBPAL16R8-15M HIGH-PERFORMANCE *IMPACT*™ PAL® CIRCUITS

SRPS018A – D3338, JANUARY 1986 – REVISED MAY 1996

## TIBPAL16R8-15M logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



# TIBPAL16L8-15M, TIBPAL16R4-15M, TIBPAL16R6-15M, TIBPAL16R8-15M HIGH-PERFORMANCE *IMPACT*<sup>™</sup> *PAL*<sup>®</sup> CIRCUITS

SRPS018A – D3338, JANUARY 1986 – REVISED MAY 1996

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, $V_{CC}$ (see Note 1) .....	7 V
Input voltage (see Note 1) .....	5.5 V
Voltage applied to disabled output (see Note 1) .....	5.5 V
Operating free-air temperature range .....	–55°C to 125°C
Storage temperature range .....	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: These ratings apply except for programming pins during a programming cycle.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2		5.5	V
$V_{IL}$	Low-level input voltage			0.8	V
$I_{OH}$	High-level output current			–2	mA
$I_{OL}$	Low-level output current			12	mA
$f_{clock}$	Clock frequency	0		50	MHz
$t_w$	Pulse duration, clock (see Note 2)	High		9	ns
		Low		10	
$t_{su}$	Setup time, input or feedback before clock <sup>↑</sup>	15			ns
$t_h$	Hold time, input or feedback after clock <sup>↑</sup>	0			ns
$T_A$	Operating free-air temperature	–55	25	125	°C

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency,  $f_{clock}$ . The minimum pulse durations specified are only for clock high or low, but not for both simultaneously.

## electrical characteristics over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS	TIBPAL16R4-15M			UNIT
		MIN	TYP <sup>‡</sup>	MAX	
$V_{IK}$	$V_{CC} = 4.5$ V, $I_I = -18$ mA			–1.5	V
$V_{OH}$	$V_{CC} = 4.5$ V, $I_{OH} = -2$ mA	2.4	3.3		V
$V_{OL}$	$V_{CC} = 4.5$ V, $I_{OL} = 12$ mA		0.35	0.5	V
$I_{OZH}$	Outputs			20	$\mu$ A
	I/O ports	$V_{CC} = 5.5$ V, $V_O = 2.7$ V		100	
$I_{OZL}$	Outputs			–20	$\mu$ A
	I/O ports	$V_{CC} = 5.5$ V, $V_O = 0.4$ V		–250	
$I_I$	Pin 1, 11			0.2	mA
	All others	$V_{CC} = 5.5$ V, $V_I = 5.5$ V		0.1	
$I_{IH}$	Pin 1, 11			50	$\mu$ A
	I/O ports	$V_{CC} = 5.5$ V, $V_I = 2.7$ V		100	
	All others			25	
$I_{IL}$	$V_{CC} = 5.5$ V, $V_I = 0.4$ V			–0.25	mA
$I_{OS}$ <sup>§</sup>	$V_{CC} = 5.5$ V, $V_O = 0.5$ V	–30		–250	mA
$I_{CC}$	$V_{CC} = 5.5$ V, $V_I = 0$ , Outputs open		170	220	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ$ C.

<sup>§</sup> Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set  $V_O$  at 0.5 V to avoid test equipment degradation.



# TIBPAL16L8-15M, TIBPAL16R4-15M, TIBPAL16R6-15M, TIBPAL16R8-15M HIGH-PERFORMANCE *IMPACT*™ *PAL*® CIRCUITS

SRPS018A – D3338, JANUARY 1986 – REVISED MAY 1996

## electrical characteristics over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS		TIBPAL16L8-15M TIBPAL16R6-15M TIBPAL16R8-15M			UNIT	
			MIN	TYP†	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.5	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -2 mA	2.4	3.3		V	
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 12 mA	0.35	0.5		V	
I <sub>OZH</sub>	Outputs	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V				20	μA
	I/O ports					100	
I <sub>OZL</sub>	Outputs	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.4 V				-20	μA
	I/O ports					-250	
I <sub>I</sub>	Pin 1, 11	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 5.5 V				0.2	mA
	All others					0.1	
I <sub>IH</sub>	Pin 1, 11	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V				50	μA
	I/O ports					100	
	All others					20	
I <sub>IL</sub>	I/O ports	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.4 V				-0.25	mA
	All others					-0.2	
I <sub>OS</sub> ‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V	-30		-250	mA	
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0, Outputs open	170	220		mA	

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set V<sub>O</sub> at 0.5 V to avoid test equipment degradation.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
f <sub>max</sub> §			R1 = 390 Ω, R2 = 750 Ω, See Figure 1	50			MHz
t <sub>pd</sub>	I, I/O	O, I/O		8	15		ns
t <sub>pd</sub>	CLK↑	Q		7	12		ns
t <sub>en</sub>	OE↓	Q		8	12		ns
t <sub>dis</sub>	OE↑	Q		7	12		ns
t <sub>en</sub>	I, I/O	O, I/O		8	15		ns
t <sub>dis</sub>	I, I/O	O, I/O		8	15		ns

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Maximum operating frequency and propagation delay are specified for the basic building block. When using feedback, limits must be calculated accordingly.



**programming information**

Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

The TIBPAL16R4-15M with date codes prior to 9616A must be programmed according to programming algorithms/specifications corresponding to the TIBPAL16R4-12C. The TIBPAL16R4-15M with date code 9616A or newer must be programmed according to programming algorithms/specifications corresponding to the TIBPAL16R4-10C.

Regardless of date code, the TIBPAL16L8-15M, TIBPAL16R6-15M, and TIBPAL16R8-15M must be programmed according to programming algorithms/specifications corresponding to the TIBPAL16L8-12C, TIBPAL16R6-12C, and TIBPAL16R8-12C, respectively. Failure to do so may damage the devices.


Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

**Table 1. Programming Reference Table**  
**(see Note 3)**


DEVICE	DESC SMD NUMBER	FAMILY/PINOUT CODE
TIBPAL16L8-15MJB	5962-8515509RA	9A/17
TIBPAL16L8-15MFKB	5962-85155092A	9A/717
TIBPAL16L8-15MWB	5962-8515509SA	9A/17
TIBPAL16R4-15MJB	5962-8515512RA	A1/24
TIBPAL16R4-15MFKB	5962-85155122A	0A1/724
TIBPAL16R4-15MWB	5962-8515512SA	A1/24
TIBPAL16R6-15MJB	5962-8515511RA	9A/24
TIBPAL16R6-15MFKB	5962-85155112A	9A/724
TIBPAL16R6-15MWB	5962-8515511SA	9A/24
TIBPAL16R8-15MJB	5962-8515510RA	9A/24
TIBPAL16R8-15MFKB	5962-85155102A	9A/724
TIBPAL16R8-15MWB	5962-8515510SA	9A/24

NOTE 3: Programming information for TIBPAL16R4-15M with date codes 9616A or newer. Programming information for TIBPAL16L8-15M, TIBPAL16R6-15M, and TIBPAL16R8-15M regardless of date code.


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR 3-STATE OUTPUTS




VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PULSE DURATIONS



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

- NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses have the following characteristics:  $PRR \leq 10$  MHz,  $t_r$  and  $t_f \leq 2$  ns, duty cycle = 50%.  
 D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.  
 E. Equivalent loads may be used for testing.

Figure 1. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.