eorex

EM428M1644RTA

128Mb (2Mx4Bankx16) Double DATA RATE SDRAM

Features

- Internal Double-Date-Rate architecture with 2 Accesses per clock cycle.
- VDD/VDDQ= 2.5V ±0.2V for (-75 and -6)
- VDD/VDDQ= 2.6V ±0.1V for (-5)
- 2.5V SSTL-2 compatible I/O
- Burst Length (B/L) of 2, 4, 8
- 2,2.5,3 Clock read latency
- Bi-directional,intermittent data strobe(DQS)
- All inputs except data and DM are sampled at the positive edge of the system clock.
- Data Mask (DM) for write data
- Sequential & Interleaved Burst type available
- Auto Precharge option for each burst accesses
- DQS edge-aligned with data for Read cycles
- DQS center-aligned with data for Write cycles
- DLL aligns DQ & DQS transitions with CLK's
- Auto Refresh and Self Refresh
- 4,096 Refresh Cycles / 64ms

Description

The EM428M1644RTA is high speed Synchronous graphic RAM fabricated with ultra high performance CMOS process containing 134,217,728 bits which organized as 2Meg words x 4 banks by 16 bits.
The 128Mb DDR SDRAM uses a double data rate architecture to accomplish high-speed operation.
The data path internally prefetches multiple bits and It transfers the datafor both rising and falling edges of the system clock.It means the doubled data bandwidth can be achieved at the I/O pins.
Available packages:TSOPII 66P 400mil.

Ordering Information

Part No	Organization	Max. Freq	Package	Grade	Pb
EM428M1644RTA-75F	8M X 16	133MHz @CL2.5	66pin TSOP(ll)	Commercial	Free
EM428M1644RTA-6F	8M X 16	166MHz @CL2.5	66pin TSOP(ll)	Commercial	Free
EM428M1644RTA-5F	8M X 16	200MHz @CL3	66pin TSOP(ll)	Commercial	Free

EM 42 8M 16 4 4 R T A - X F E

EOREX Memory

DDR SDRAM

Density
BM: 32 Mega
AM: 16 Mega
8M: 8 Mega
4M: 4 Mega
2M: 2 Mega
1M: 1 Mega

Organization
16: x16

Refresh
4: 4K

Bank
4: 4Bank

Interface
R: 2.5V

Package
T: TSOP

Revision
A: 1st

Min Cycle Time (Max Freq.)
-5: 5ns (200MHz)
-6: 6ns (166MHz)
-75: 7.5ns (133MHz)

Package
F: Pb-free

Grade
E: extended temp.

* EOREX reserves the right to change products or specification without notice.

eorex

Pin Assignment

V_DD	1	○		66	Vss
DQ0	2			65	DQ15
V_DDQ	3			64	Vssq
DQ1	4			63	DQ14
DQ2	5			62	DQ13
Vssq	6			61	V_DDQ
DQ3	7			60	DQ12
DQ4	8			59	DQ11
V_DDQ	9			58	Vssq
DQ5	10			57	DQ10
DQ6	11			56	DQ9
Vssq	12			55	V_DDQ
DQ7	13			54	DQ8
NC	14			53	NC
V_DDQ	15			52	Vssq
LDQS	16			51	UDQS
NC	17			50	NC
V_DD	18			49	V_REF
NC	19			48	Vss
LDM	20			47	UDM
/WE	21			46	/CLK
/CAS	22			45	CLK
/RAS	23			44	CKE
/CS	24			43	NC
NC	25			42	NC
BA0	26			41	A11
BA1	27			40	A9
AP/A10	28			39	A8
A0	29			38	A7
A1	30			37	A6
A2	31			36	A5
A3	32			35	A4
V_DD	33			34	Vss

66pin TSOP-II / **(400mil × 875mil)** / **(0.65mm Pin pitch)**

Pin Description (Simplified)

Pin	Name	Function
45,46	CLK,/CLK	**(System Clock)** Clock input active on the Positive rising edge except for DQ and DM are active on both edge of the DQS. CLK and /CLK are differential clock inputs.
24	/CS	**(Chip Select)** /CS enables the command decoder when "L" and disable the command decoder when "H".The new command are over-Looked when the command decoder is disabled but previous operation will still continue.
44	CKE	**(Clock Enable)** Activates the CLK when "H" and deactivates when "L". When deactivate the clock,CKE low signifies the power down or self refresh mode.
28~32,35~41	A0~A11	**(Address)** Row address (A0 to A11) and Calumn address (CA0 to CA8) are multiplexed on the same pin. CA10 defines auto precharge at Calumn address.
26, 27	BA0, BA1	**(Bank Address)** Selects which bank is to be active.
23	/RAS	**(Row Address Strobe)** Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.
22	/CAS	**(Column Address Strobe)** Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
21	/WE	**(Write Enable)** Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
16/51	LDQS/UDQS	**(Data Input/Output)** Data Inputs and Outputs are synchronized with both edge of DQS.
20/47	LDM/UDM	**(Data Input/Output Mask)** DM controls data inputs.LDM corresponds to the data on DQ0~DQ7.UDM corresponds to the data on DQ8~DQ15.
2, 4, 5, 7, 8, 10, 11, 13, 54, 56, 57, 59, 60, 62, 63, 65	DQ0~DQ15	**(Data Input/Output)** Data inputs and outputs are multiplexed on the same pin.
1,18,33/ 34,48,66	V_{DD}/V_{SS}	**(Power Supply/Ground)** V_{DD} and V_{SS} are power supply pins for internal circuits.
3, 9, 15, 55.61/ 6, 12, 52, 58,64	V_{DDQ}/V_{SSQ}	**(Power Supply/Ground)** V_{DDQ} and V_{SSQ} are power supply pins for the output buffers.
14,17,19,25,42, 43,50,53	NC/RFU	**(No Connection/Reserved for Future Use)** This pin is recommended to be left No Connection on the device.
49	V_{REF}	**(Input)** SSTL-2 Reference voltage for input buffer.

Absolute Maximum Rating

Symbol	Item	Rating		Units
V_{IN}, V_{OUT}	Input, Output Voltage	-0.3 ~ +3.6		V
V_{DD}, V_{DDQ}	Power Supply Voltage	-0.3 ~ +3.6		V
T_{OP}	Operating Temperature Range	Commercial	0 ~ +70	℃
		Extended	-25 ~ +85	
T_{STG}	Storage Temperature Range	-55 ~ +150		℃
P_D	Power Dissipation	1		W
I_{OS}	Short Circuit Current	50		mA

Note: Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Capacitance (V_{CC}=2.5V, f=1MHz, T_A=25℃)

Symbol	Parameter	Min.	Typ.	Max.	Units
C_{CLK}	Clock Capacitance(CLK,/CLK)	2.5		4.0	pF
C_I	Input Capacitance for CKE, Address, /CS, /RAS, /CAS, /WE	2.5		4.5	pF
C_O	DM,Data&DQS Input/Output Capacitance	4.0		6.5	pF

Recommended DC Operating Conditions (T_A=-0℃ ~+70℃)

Symbol	Parameter	Min.	Typ.	Max.	Units
V_{DD}	Power Supply Voltage	2.3	2.5	2.7	V
V_{DDQ}	Power Supply Voltage (for I/O Buffer)	2.3	2.5	2.7	V
V_{REF}	I/O Logic high Voltage	1.15	1.25	1.35	V
V_{TT}	I/O Termination Voltage	V_{REF}-0.04		V_{REF}+0.04	V
V_{IH}	Input Logic High Voltage	V_{REF}+0.18		V_{DDQ}+0.3	V
V_{IL}	Input Logic Low Voltage	-0.3		V_{REF}-0.18	V

Recommended DC Operating Conditions

(V_{DD}=2.5V$\pm$0.2V, T_A=0℃ ~ 70℃)

Symbol	Parameter	Test Conditions	Max.	Units
I_{DD1}	Operating Current (Note 1)	Burst length=2, $t_{RC} \geq t_{RC}$(min.), I_{OL}=0mA, One bank active	120	mA
I_{DD2P}	Precharge Standby Current in Power Down Mode	CKE$\leq V_{IL}$(max.), t_{CK}=min	20	mA
I_{DD2N}	Precharge Standby Current in Non-power Down Mode	CKE$\geq V_{IL}$(min.), t_{CK}=min, /CS$\geq V_{IH}$(min.) Input signals are changed one time during 2 clks	45	mA
I_{DD3P}	Active Standby Current in Power Down Mode	CKE$\leq V_{IL}$(max.), t_{CK}=min	20	mA
I_{DD3N}	Active Standby Current in Non-power Down Mode	CKE$\geq V_{IH}$(min.), t_{CK}=min, /CS$\geq V_{IH}$(min.) Input signals are changed one time during 2 clks	75	mA
I_{DD4}	Operating Current (Burst Mode) (Note 2)	$t_{CK} \geq t_{CK}$(min.), I_{OL}=0mA, All banks active	200	mA
I_{DD5}	Refresh Current (Note 3)	$t_{RC} \geq t_{RFC}$ (min.), All banks active	195	mA
I_{DD6}	Self Refresh Current	CKE$\leq$0.2V	3 (Note 4)	mA

*All voltages referenced to V_{SS}.

Note 1: I_{DD1} depends on output loading and cycle rates.
Specified values are obtained with the output open.
Input signals are changed only one time during t_{CK} (min.)

Note 2: I_{DD4} depends on output loading and cycle rates.
Specified values are obtained with the output open.
Input signals are changed only one time during t_{CK} (min.)

Note 3: Min. of t_{RFC} (Auto refresh Row Cycle Times) is shown at AC Characteristics.

Note 4: Standard power version.

Recommended DC Operating Conditions (Continued)

Symbol	Parameter	Test Conditions	Min.	Max.	Units
I_{IL}	Input Leakage Current	0$\leq V_I \leq V_{DDQ}$, $V_{DDQ}=V_{DD}$ All other pins not under test=0V	-5	+5	uA
I_{OL}	Output Leakage Current	0$\leq V_O \leq V_{DDQ}$, D_{OUT} is disabled	-5	+5	uA
V_{OH}	High Level Output Voltage	I_O=-16.8mA	V_{TT}+0.76		V
V_{OL}	Low Level Output Voltage	I_O=+16.8mA		V_{TT}-0.76	V

Block Diagram

AC Operating Test Conditions

(V_{DD}=2.5V±0.2V, T_A=0℃ ~70℃)

Item	Conditions
Output Reference Level	1.25V/1.25V
Output Load	See diagram as below
Input Signal Level	V_{REF}+0.31V/ V_{REF}-0.31V
Transition Time of Input Signals	1ns
Input Reference Level	V_{DDQ}/2

I/O

30pF

AC Operating Test Characteristics

(V_{DD}=2.5V±0.2V, T_A=0℃ ~70℃)

Symbol	Parameter		-5 Min.	-5 Max.	-6 Min.	-6 Max.	-7.5 Min.	-7.5 Max.	Units
t_{DQCK}	DQ output access from CLK,/CLK		-0.65	0.65	-0.7	0.7	-0.75	0.75	ns
t_{DQSCK}	DQS output access from CLK,/CLK		-0.55	0.55	-0.6	0.6	-0.75	0.75	ns
t_{CL},t_{CH}	CL low/high level width		0.45	0.55	0.45	0.55	0.45	0.55	t_{CK}
t_{CK}	Clock Cycle Time	CL=2	-	-	7.5	12	10	12	ns
		CL=2.5	6	12	6	12	7.5	12	ns
		CL=3	5	8	-	-	-	-	ns
t_{DH},t_{DS}	DQ and DM hold/setup time		0.4		0.45		0.5		ns
t_{DIPW}	DQ and DM input pulse width for each input		1.75		1.75		1.75		ns
t_{HZ},t_{LZ}	Data out high/low impedance time from CLK,/CLK		-0.7	0.7	-0.7	0.7	-0.75	0.75	ns
t_{DQSQ}	DQS-DQ skew for associated DQ signal		0.4		0.45		0.5		ns
t_{DQSS}	Write command to first latching DQS transition		0.7	1.25	0.75	1.25	0.75	1.25	t_{CK}
t_{DSL},t_{DSH}	DQS input valid window		0.35		0.35		0.35		t_{CK}
t_{MRD}	Mode Register Set command cycle time		2		21		2		t_{CK}
t_{WPRES}	Write Preamble setup time		0		0		0		ns
t_{WPST}	Write Preamble		0.4	0.6	0.4	0.6	0.4	0.6	t_{CK}
t_{IH},t_{IS}	Address/control input hold/setup time		0.7		0.8		1.0		ns
t_{RPRE}	Read Preamble		0.9	1.1	0.9	1.1	0.9	1.1	t_{CK}

AC Operating Test Characteristics (Continued)

(V_{DD}=2.5V±0.2V, T_A=0℃ ~70℃)

Symbol	Parameter	-5 Min.	-5 Max.	-6 Min.	-6 Max.	-75 Min.	-75 Max.	Units
t_{RPST}	Read Postamble	0.4	0.6	0.4	0.6	0.4	0.6	t_{CK}
t_{RAS}	Active to Precharge command period	40	70k	42	70k	45	70k	ns
t_{RC}	Active to Active command period	55		60		65		ns
t_{RFC}	Auto Refresh Row Cycle Time	70		72		75		ns
t_{RCD}	Active to Read or Write delay	15		18		20		ns
t_{RP}	Precharge command period	15		18		20		ns
t_{RRD}	Active bank A to B command period	10		12		15		ns
t_{CCD}	Column address to column address delay	1		1		1		t_{CK}
t_{CDLR}	Last data in to Read command	2.5 t_{CK}- t_{DQSS}		2.5 t_{CK}- t_{DQSS}		2.5 t_{CK}- t_{DQSS}		t_{CK}
t_{CDLW}	Last data in to Write command	0		0		0		t_{CK}
t_{DPL}	Last data in to Precharge command	2		2		2		t_{CK}
t_{XSNR}	Exit self Refresh to non-read command	75		75		75		ns
t_{XSRD}	Exit self Refresh to read command	200		200		200		ns
t_{REFI}	Average periodic refresh interval		15.6		15.6		15.6	us

Simplified State Diagram

1. Command Truth Table

Command	Symbol	CKE n-1	CKE n	/CS	/RAS	/CAS	/WE	BA0, BA1	A10	A12~A0
Ignore Command	DESL	H	X	H	X	X	X	X	X	X
No Operation	NOP	H	X	L	H	H	H	X	X	X
Burst Stop	BSTH	H	X	L	H	H	L	X	X	X
Read	READ	H	X	L	H	L	H	V	L	V
Read with Auto Pre-charge	READA	H	X	L	H	L	H	V	H	V
Write	WRIT	H	X	L	H	L	L	V	L	V
Write with Auto Pre-charge	WRITA	H	X	L	L	H	H	V	H	V
Bank Activate	ACT	H	X	L	L	H	H	V	V	V
Pre-charge Select Bank	PRE	H	X	L	L	H	L	V	L	X
Pre-charge All Banks	PALL	H	X	L	L	H	L	X	H	X
Mode Register Set	MRS	H	X	L	L	L	L	L	L	V

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

2. CKE Truth Table

Item	Command	Symbol	CKE n-1	CKE n	/CS	/RAS	/CAS	/WE	Addr.
Idle	CBR Refresh Command	REF	H	H	L	L	L	H	X
Idle	Self Refresh Entry	SELF	H	L	L	L	L	H	X
Self Refresh	Self Refresh Exit		L	H	L	H	H	H	X
			L	H	H	X	X	X	X
Idle	Power Down Entry		H	L	X	X	X	X	X
Power Down	Power Down Exit		L	H	X	X	X	X	X

Remark H = High level, L = Low level, X = High or Low level (Don't care)

3. Operative Command Table

Current State	/CS	/R	/C	/W	Addr.	Command	Action
Idle	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	NOP
	L	H	H	L	X	TERM	NOP
	L	H	L	X	BA/CA/A10	READ/WRIT/BW	ILLEGAL [Note 1]
	L	L	H	H	BA/RA	ACT	Bank active,Latch RA
	L	L	H	L	BA, A10	PRE/PREA	NOP [Note 3]
	L	L	L	H	X	REFA	Auto refresh [Note 4]
	L	L	L	L	Op-Code, Mode-Add	MRS	Mode register
Row Active	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	NOP
	L	H	H	L	BA/CA/A10	READ/READA	Begin read,Latch CA, Determine auto-precharge
	L	H	L	L	BA/CA/A10	WRIT/WRITA	Begin write,Latch CA, Determine auto-precharge
	L	L	H	H	BA/RA	ACT	ILLEGAL [Note 1]
	L	L	H	L	BA/A10	PRE/PREA	Precharge/Precharge all
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
Read	H	X	X	X	X	DESL	NOP(Continue burst to end)
	L	H	H	H	X	NOP	NOP(Continue burst to end)
	L	H	H	L	X	TERM	Terminal burst
	L	H	L	H	BA/CA/A10	READ/READA	Terminate burst,Latch CA, Begin new read, Determine Auto-precharge
	L	L	H	H	BA/RA	ACT	ILLEGAL [Note 1]
	L	L	H	L	BA, A10	PRE/PREA	Terminate burst, PrecharE
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
Write	H	X	X	X	X	DESL	NOP(Continue burst to end)
	L	H	H	H	X	NOP	NOP(Continue burst to end)
	L	H	H	L	X	TERM	ILLEGAL
	L	H	L	H	BA/CA/A10	READ/READA	Terminate burst with DM="H",Latch CA,Begin read,Determine auto-precharge [Note 2]
	L	H	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst,Latch CA,Begin new write, Determine auto-precharge [Note 2]
	L	L	H	H	BA/RA	ACT	ILLEGAL [Note 1]
	L	L	H	L	BA, A10	PRE/PREA	Terminate burst with DM="H", Precharge
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code,	MRS	ILLEGAL

3. Operative Command Table (Continued)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
Read with AP	H	X	X	X	X	DESL	NOP(Continue burst to end)
	L	H	H	H	X	NOP	NOP(Continue burst to end)
	L	H	H	L	BA/CA/A10	TERM	ILLEGAL
	L	H	L	X	BA/RA	READ/WRITE	ILLEGAL *(Note 1)*
	L	L	H	H	BA/A10	ACT	ILLEGAL *(Note 1)*
	L	L	H	L	X	PRE/PREA	ILLEGAL *(Note 1)*
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
Write with AP	H	X	X	X	X	DESL	NOP(Continue burst to end)
	L	H	H	H	X	NOP	NOP(Continue burst to end)
	L	H	H	L	X	TERM	ILLEGAL
	L	H	L	X	BA/CA/A10	READ/WRITE	ILLEGAL *(Note 1)*
	L	L	H	H	BA/RA	ACT	ILLEGAL *(Note 1)*
	L	L	H	L	BA/A10	PRE/PREA	ILLEGAL *(Note 1)*
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
Pre-charging	H	X	X	X	X	DESL	NOP(idle after t_{RP})
	L	H	H	H	X	NOP	NOP(idle after t_{RP})
	L	H	H	L	X	TERM	NOP
	L	H	L	X	BA/CA/A10	READ/WRITE	ILLEGAL *(Note 1)*
	L	L	H	H	BA/RA	ACT	ILLEGAL *(Note 1)*
	L	L	H	L	BA/A10	PRE/PREA	NOP(idle after t_{RP}) *(Note 3)*
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
Row Activating	H	X	X	X	X	DESL	NOP(Row active after t_{RCD})
	L	H	H	H	X	NOP	NOP(Row active after t_{RCD})
	L	H	H	L	X	TERM	NOP
	L	H	L	X	BA/CA/A10	READ/WRITE	ILLEGAL *(Note 1)*
	L	L	H	H	BA/RA	ACT	ILLEGAL *(Note 1)*
	L	L	H	L	BA/A10	PRE/PREA	ILLEGAL *(Note 1)*
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

3. Operative Command Table (Continued)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
Write Recovering	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	NOP
	L	H	H	L	X	TERM	NOP
	L	H	L	H	BA/CA/A10	READ	ILLEGAL (Note 1)
	L	H	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP
	L	L	H	H	BA/RA	ACT	ILLEGAL (Note 1)
	L	L	H	L	BA/A10	PRE/PREA	ILLEGAL (Note 1)
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
Refreshing	H	X	X	X	X	DESL	NOP(idle after t_{RP})
	L	H	H	H	X	NOP	NOP(idle after t_{RP})
	L	H	H	L	X	TERM	NOP
	L	H	L	X	BA/CA/A10	READ/WRIT	ILLEGAL
	L	L	H	H	BA/RA	ACT	ILLEGAL
	L	L	H	L	BA/A10	PRE/PREA	NOP(idle after t_{RP})
	L	L	L	H	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge
Note 1: ILLEGAL to bank in specified states;
Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
Note 2: Must satisfy bus contention, bus turn around, and/or write recovery requirements.
Note 3: NOP to bank precharging or in idle state.May precharge bank indicated by BA.
Note 4: ILLEGAL of any bank is not idle.

4. Command Truth Table for CKE

Current State	CKE n-1	CKE n	/CS	/R	/C	/W	Addr.	Action
Self Refresh	H	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	Exist Self-Refresh
	L	H	L	H	H	H	X	Exist Self-Refresh
	L	H	L	H	H	L	X	ILLEGAL
	L	H	L	H	L	X	X	ILLEGAL
	L	H	L	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	X	NOP(Maintain self refresh)
Both bank precharge power down	H	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	Exist Power down
	L	H	L	H	H	H	X	Exist Power down
	L	H	L	H	H	L	X	ILLEGAL
	L	H	L	H	L	X	X	ILLEGAL
	L	H	L	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	X	NOP(Maintain Power down)
All Banks Idle	H	H	X	X	X	X	X	Refer to function true table
	H	L	H	X	X	X	X	Enter power down mode [Note 3]
	H	L	L	H	H	H	X	Enter power down mode [Note 3]
	H	L	L	H	H	L	X	ILLEGAL
	H	L	L	H	L	X	X	ILLEGAL
	H	L	L	L	H	H	RA	Row active/Bank active
	H	L	L	L	L	H	X	Enter self-refresh [Note 3]
	H	L	L	L	L	L	Op-Code	Mode register access
	H	L	L	L	L	L	Op-Code	Special mode register access
	L	X	X	X	X	X	X	Refer to current state
Any State Other than Listed above	H	H	X	X	X	X	X	Refer to command truth table

Remark: H = High level, L = Low level, X = High or Low level (Don't care)

Notes 1: After CKE's low to high transition to exist self refresh mode.And a time of t_{RC}(min) has to be Elapse after CKE's low to high transition to issue a new command.

Notes 2: CKE low to high transition is asynchronous as if restarts internal clock.

Notes 3: Power down and self refresh can be entered only from the idle state of all banks.

Mode Register Definition

Mode Register Set

The mode register stores the data for controlling the various operating modes of DDR SDRAM which contains addressing mode, burst length, /CAS latency, test mode, DLL reset and various vendor's specific opinions. The defaults values of the register is not defined, so the mode register must be written after EMRS setting for proper DDR SDRAM operation. The mode register is written by asserting low on /CS, /RAS, /CAS, /WE and BA0 (The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the mode register.) The state of the address pins A0-A12 in the same cycle as /CS, /RAS, /CAS, /WE and BA0 going low is written in the mode register. Two clock cycles are requested to complete the write operation in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operating as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses A0-A2, addressing mode uses A3, /CAS latency (read latency from column address) uses A4-A6. A7 is used for test mode. A8 is used for DDR reset. A7 must be set to low for normal MRS operation.

Address input for Mode Register Set

BA1	BA0	A12/11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
RFU						TM	CAS Latency			BT	Burst Length		

A8	DLL Reset
0	No
1	Yes

Burst Length				
Sequential	Interleave	A2	A1	A0
Reserved	Reserved	0	0	0
2	2	0	0	1
4	4	0	1	0
8	8	0	1	1
Reserved	Reserved	1	0	0
Reserved	Reserved	1	0	1
Reserved	Reserved	1	1	0
Reserved	Reserved	1	1	1

BA0	An – A0
0	MRS Cycle
1	EMRS

Burst Type	A3
Sequential	0
Interleave	1

CAS Latency	A6	A5	A4
Reserved	0	0	0
Reserved	0	0	1
2	0	1	0
Reserved	0	1	1
Reserved	1	0	0
Reserved	1	0	1
2.5	1	1	0
Reserved	1	1	1

A7	Operation Mode
0	Normal
1	Test

Burst Type (A3)

Burst Length	A2	A1	A0	Sequential Addressing	Interleave Addressing
2	X	X	0	0 1	0 1
	X	X	0	1 0	1 0
4	X	0	0	0 1 2 3	0 1 2 3
	X	0	1	1 2 3 0	1 0 3 2
	X	1	0	2 3 0 1	2 3 0 1
	X	1	1	3 0 1 2	3 2 1 0
8	0	0	0	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7
	0	0	1	1 2 3 4 5 6 7 0	1 0 3 2 5 4 7 6
	0	1	0	2 3 4 5 6 7 0 1	2 3 0 1 6 7 4 5
	0	1	1	3 4 5 6 7 0 1 2	3 2 1 0 7 6 5 4
	1	0	0	4 5 6 7 0 1 2 3	4 5 6 7 0 1 2 3
	1	0	1	5 6 7 0 1 2 3 4	5 4 7 6 1 0 3 2
	1	1	0	6 7 0 1 2 3 4 5	6 7 4 5 2 3 0 1
	1	1	1	7 0 1 2 3 4 5 6	7 6 5 4 3 2 1 0

*Page length is a function of I/O organization and column addressing

DLL Enable / Disable

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disable the DLL for the purpose of debug or evaluation (upon existing Self Refresh Mode, the DLL is enable automatically.)　Any time the DLL is enabled, 200 clock cycles must occur before a READ command can be issued.

Output Drive Strength

The normal drive strength got all outputs is specified to be SSTL-2, Class II. Some vendors might also support a weak drive strength option, intended for lighter load and/or point to point environments.

Extended Mode Register Set (EMRS)

The Extended mode register stores the data enabling or disabling DLL. The value of the extended mode register is not defined, so the extended mode register must be written after power up for enabling or disabling DLL. The extended mode register is written by asserting low on /CS, /RAS, /CAS, /WE and high on BA0 (The DDR SDRAM should be in all bank precharge with CKE already prior to writing into the extended mode register.) The state of address pins A0-A10 and BA1 in the same cycle as /CS, /RAS, /CAS, and /WE going low is written in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. High on BA0 is used for EMRS. All the other address pins except A0 and BA0 must be set to low for proper EMRS operation.

BA1	BA0	A12/11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
RFU	1	RFU : Must be set as 0									/QFC	D.I.C	DLL

A0	DLL Enable
0	Enable
1	Disable

BA0	An – A0
0	MRS Cycle
1	EMRS

Output Driver Impedance Control	
Normal	0
Weak	1

QFC Control	
Disable	0
Enable	1

Package Description

* EOREX reserves the right to change products or specification without notice.