# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp. 

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency \& optical devices and power devices.

Renesas Technology Corp. Customer Support Dept.
April 1, 2003

## DESCRIPTION

The 38C8 group is the 8-bit microcomputer based on the 740 family core technology.
The 38C8 group has a LCD drive control circuit (bias control, time sharing control), a 10-bit A-D converter, and a Serial I/O as additional functions.
The various microcomputers in the 38C8 group include variations of internal memory type and packaging. For details, refer to the section on part numbering.

## FEATURES

- Basic machine-language instructions
- The minimum instruction execution time $0.5 \mu \mathrm{~s}$
(at 8 MHz oscillation frequency)
- Memory size

ROM ......................................................................... 60 K bytes
RAM
2048 bytes

- Programmable input/output ports ............................................. 35
- Software pull-up resistors

Ports P0-P3, P41-P47

- Interrupts

14 sources, 14 vectors (includes key input interrupt)

- Timers $\qquad$ 8 -bit $\times 3,16$-bit $\times 2$
- Serial I/O $\qquad$ 8 -bit $\times 1$ (UART or Clock-synchronized)
- A-D converter ( 32 kHz operating available) ... 10-bit $\times 8$ channels
- LCD drive control circuit

Bias ................................................................................ 1/5, 1/7
Duty ............................................................................ 1/16, 1/32
Common output ................................................................ 16 or 32
Segment output .............................................................. 52 or 68

- Main clock generating circuit (RC oscillation selectable) (connect to external ceramic resonator or resistor)
- Sub-clock generating circuit
(connect to external quartz-crystal oscilaltor)
- Power source voltage

In high-speed mode .................................................... 4.0 to 5.5 V
In middle-speed mode ................................................ 2.2 to 5.5 V
In low-speed mode .................................................... 2.2 to 5.5 V

- Power dissipation

In high-speed mode
30 mW
(at 8 MHz oscillation frequency, at 5 V power source voltage) In low-speed mode ............................................................. $60 \mu \mathrm{~W}$
(at 32 kHz oscillation frequency, at 3 V power source voltage, at WIT state, at voltage multiplier operating, LCD drive waveform generating state)

- Operating temperature range
-20 to $85^{\circ} \mathrm{C}$


## APPLICATIONS

Dot-matrix-type LCD displays

## PIN CONFIGURATION (TOP VIEW)



Package type : 144P6Q-A

Fig. 1 M38C89MF-XXXFP pin configuration

dno．פ 8088
MITSUBISHI MICROCOMPUTERS

## PIN DESCRIPTION

Table 1 Pin description

| Pin | Name | Function | Function except a port function |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power source | - Apply voltage of 4.0-5.5 V to Vcc, and 0 V to Vss. (at high-speed mode) |  |
| RESET | Reset input | - Reset input pin for active "L." |  |
| XIN | Clock input | - Input and output pins for the main clock generating circuit. <br> - Feedback resistor is built in between XIN pin and Xout pin. <br> - Connect a ceramic resonator or a quartz-crystal oscillator between the XIN and Xout pins to set the oscillation frequency. <br> - If an external clock is used, connect the clock source to the XIN pin and leave the Xout pin open. |  |
| OSCSEL | RC oscillation select | - This pin determines the oscillation between XIN and Xout. The oscillation method can be selected from either by an oscillator or by a resistor. |  |
| XCIN | Sub-clock input | - Input and output pins for sub-clock generating circuit. (Connect a quartz-crystal oscillator between the XCIN and Xcout pins to set the oscillation frequency. The clock generated the externals cannot be input directly.) |  |
| XCOUT | Sub-clock output |  |  |
| VLIN | Power source input for LCD | - Reference voltage input pin for LCD. <br> - The input voltage to this pin is boosted threefold by voltage multiplier. |  |
| VL1 - VL5 | LCD power source | - LCD drive power source pins. |  |
| $\begin{aligned} & \text { COM0 - } \\ & \text { COM15 } \end{aligned}$ | Common output | - LCD common output pins. |  |
| SEGo/COM16SEG7/COM23, SEG60COM31SEG67/COM24 | Segment output/ Common output | - LCD segment/common output pins. |  |
| SEG8-SEG59 | Segment output | - LCD segment output pins. |  |
| P00-P07 | I/O port P0 | - 8-bit I/O port. <br> - CMOS compatible input level. <br> - CMOS 3-state output structure. |  |
| P14-P17 | I/O port P1 |  |  |
| P10/AIN4P13/AIN7 |  |  | - A-D converter analog input pin |
| P20-P27 | I/O port P2 |  | - Key-on wake-up interrupt input pin |
| $\begin{array}{\|l} \hline \text { P3o/AIN0 - } \\ \text { P33/AIN3 } \end{array}$ | I/O port P3 | - 4-bit I/O port. <br> - CMOS compatible input level. <br> - CMOS 3-state output structure. | - A-D converter analog input pin |
| P40/INT0 | Input port P4 | - 1-bit input port. <br> - CMOS compatible input level. | - External interrupt pin |
| P41/INT1/ADT | I/O port P4 | - 7-bit I/O port. <br> - CMOS compatible input level. <br> - CMOS 3-state output structure. <br> - I/O direction register allows each pin to be individually programmed as either input or output. | - External interrupt pin <br> - A-D trigger input pin |
| $\begin{aligned} & \text { P42/CNTR0/ } \\ & \text { BEEP+, } \\ & \text { P43/CNTR1/ } \\ & \text { BEEP- } \end{aligned}$ |  |  | -Timer function I/O pin |
| $\begin{aligned} & \text { P44/RxD, } \\ & \text { P45/TxD, } \\ & \text { P46/ScLK, } \\ & \text { P47/SRDY } \end{aligned}$ |  |  | - Serial I/O I/O pin |
| $\begin{aligned} & \mathrm{C}_{1}, \\ & \mathrm{C}_{2}, \\ & \mathrm{C}_{3} \end{aligned}$ | Voltage multiplier | - External capacitor connect pins for a voltage multiplier of LCD. |  |
| Vss (NC), NC |  | - Non-function pins. <br> - Leave the Vss (NC) pin open. |  |

RenesasTechnology Corp.

## PART NUMBERING



Fig. 3 Part numbering

## GROUP EXPANSION

Mitsubishi plans to expand the 38C8 group as follows.

## Memory Type

Support for mask ROM and One Time PROM versions

## Memory Size

ROM/PROM size ......................................................................... K bytes
RAM size 2048 bytes

## Packages

144P6Q-A 0.5 mm-pitch plastic molded QFP

Memory Expansion Plan


Fig. 4 Memory expansion plan

Currently products are listed below.

Table 2 List of products

| Product name | (P) ROM size (bytes) <br> ROM size for User in ( ) | RAM size <br> (bytes) | Package | Remarks |
| :--- | :---: | :---: | :---: | :--- |
| M38C89MF-XXXFP | $61440(61310)$ | 2048 | 144P6Q-A | Mask ROM version |
| M38C89EFFP | $61440(61310)$ | 2048 | 144P6Q-A | One Time PROM version |

## FUNCTIONAL DESCRIPTION CENTRAL PROCESSING UNIT (CPU)

The 38C8 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.
Machine-resident 740 family instructions are as follows:
The FST and SLW instruction cannot be used.
The STP, WIT, MUL, and DIV instruction can be used.

## [Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

## [Index Register X (X)]

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register $X$ and specifies the real address.

## [Index Register Y (Y)]

The index register Y is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register $Y$ and specifies the real address.

## [Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts.
The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is " 0 ", the high-order 8 bits becomes " 0016 ". If the stack page selection bit is " 1 ", the high-order 8 bits becomes " 0116 ".
The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 6.
Store registers other than those described in Figure 6 with program when the user needs them during interrupts or subroutine calls.

## [Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.


Fig. 5740 Family CPU register structure


Fig. 6 Register push and pop at interrupt generation and subroutine call

Table 3 Push and pop instructions of accumulator or processor status register

|  | Push instruction to stack | Pop instruction from stack |
| :--- | :---: | :---: |
| Accumulator | PHA | PLA |
| Processor status register | PHP | PLP |

## [Processor status register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.
-Bit 0: Carry flag (C)
The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.
-Bit 1: Zero flag (Z)
The $Z$ flag is set if the result of an immediate arithmetic operation or a data transfer is " 0 ", and cleared if the result is anything other than "0".
-Bit 2: Interrupt disable flag (I)
The I flag disables all interrupts except for the interrupt generated by the BRK instruction.
Interrupts are disabled when the I flag is " 1 ".
-Bit 3: Decimal mode flag (D)
The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is " 0 "; decimal arithmetic is executed when it is " 1 ". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.
-Bit 4: Break flag (B)
The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always " 0 ". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to " 1 ".
-Bit 5: Index X mode flag (T)
When the T flag is " 0 ", arithmetic operations are performed between accumulator and memory. When the T flag is " 1 ", direct arithmetic operations and direct data transfers are enabled between memory locations.
-Bit 6: Overflow flag (V)
The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128 . When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.
-Bit 7: Negative flag (N)
The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 4 Set and clear instructions of each bit of processor status register

|  | C flag | Z flag | I flag | D flag | B flag | T flag | V flag | N flag |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set instruction | SEC | - | SEI | SED | - | SET | - | - |
| Clear instruction | CLC | - | CLI | CLD | - | CLT | CLV | - |

## [CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit and the internal system clock selection bit.
The CPU mode register is allocated at address 003B16.


Fig. 7 Structure of CPU mode register

## MEMORY

Special Function Register (SFR) Area
The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

## RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

## Zero Page

Access to this area with only 2 bytes is possible in the zero page addressing mode.

## Special Page

Access to this area with only 2 bytes is possible in the special page addressing mode.

## ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

## Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

RAM area

| RAM size <br> (bytes) | Address <br> XXXX $_{16}$ |
| :---: | :---: |
| 192 | $00 \mathrm{FF}_{16}$ |
| 256 | $013 \mathrm{~F}_{16}$ |
| 384 | $01 \mathrm{BF}_{16}$ |
| 512 | $023 \mathrm{~F}_{16}$ |
| 640 | $02 \mathrm{BF}_{16}$ |
| 768 | $033 \mathrm{~F}_{16}$ |
| 896 | $03 \mathrm{BF}_{16}$ |
| 1024 | $043 \mathrm{~F}_{16}$ |
| 1536 | $063 \mathrm{~F}_{16}$ |
| 2048 | $083 \mathrm{~F}_{16}$ |

ROM area

| ROM size <br> (bytes) | Address <br> YYYY16 | Address <br> ZZZZ 16 |
| :---: | :---: | :---: |
| 4096 | F00016 | F08016 |
| 8192 | E00016 | E08016 |
| 12288 | D00016 | D08016 |
| 16384 | C00016 | C08016 |
| 20480 | B00016 | B08016 |
| 24576 | A00016 | A08016 |
| 28672 | 900016 | 908016 |
| 32768 | 800016 | 808016 |
| 36864 | 700016 | 708016 |
| 40960 | 600016 | 608016 |
| 45056 | 500016 | 508016 |
| 49152 | 400016 | 408016 |
| 53248 | 300016 | 308016 |
| 57344 | 200016 | 208016 |
| 61440 | 100016 | 108016 |



[^0]Fig. 8 Memory map diagram

| 000016 | Port P0 (P0) |
| :--- | :--- |
| $0001{ }_{16}$ | Port P0 direction register (POD) |
| 00026 | Port P1 (P1) |
| 000316 | Port P1 direction register (P1D) |
| 000416 | Port P2 (P2) |
| 000516 | Port P2 direction register (P2D) |
| 000616 | Port P3 (P3) |
| 000716 | Port P3 direction register (P3D) |
| 000816 | Port P4 (P4) |
| 000916 | Port P4 direction register (P4D) |
| $000 \mathrm{~A}_{16}$ |  |
| 000 B 16 |  |
| $000 \mathrm{C}_{16}$ |  |
| 000 D 16 |  |
| $000 \mathrm{E}_{16}$ |  |
| 000 F 16 |  |
| 001016 |  |
| 001166 |  |
| 001216 |  |
| 001316 |  |
| 001416 |  |
| 001516 |  |
| 001616 | PULL register A (PULLA) |
| 001716 | PULL register B (PULLB) |
| 001816 | Transmit/Receive buffer register (TB/RB) |
| 001916 | Serial I/O status register (SIOSTS) |
| $001 \mathrm{~A}_{16}$ | Serial I/O control register (SIOCON) |
| $001 \mathrm{~B}_{16}$ | UART control register (UARTCON) |
| 001 C 16 | Baud rate generator (BRG) |
| 001 D 16 |  |
| $001 \mathrm{E}_{16}$ |  |
| $001 \mathrm{~F}_{16}$ |  |


| 002016 | Timer X (low-order) (TXL) |
| :---: | :---: |
| 002116 | Timer X (high-order) (TXH) |
| 002216 | Timer Y (low-order) (TYL) |
| 002316 | Timer Y (high-order) (TYH) |
| 002416 | Timer 1 (T1) |
| 002516 | Timer 2 (T2) |
| 002616 | Timer 3 (T3) |
| 002716 | Timer X mode register (TXM) |
| 002816 | Timer Y mode register (TYM) |
| 002916 | Timer 123 mode register (T123M) |
| 002A16 |  |
| 002B16 |  |
| 002 C 16 |  |
| 002D16 |  |
| 002E16 |  |
| 002F16 |  |
| 003016 |  |
| 003116 | A-D control register (ADCON) |
| 003216 | A-D conversion register (low-order) (ADL) |
| 003316 | A-D conversion register (high-order) (ADH) |
| 003416 |  |
| 003516 |  |
| 003616 |  |
| 003716 | LCD control register 1 (LC1) |
| 003816 | LCD control register 2 (LC2) |
| 003916 | LCD mode register (LM) |
| 003A16 | Interrupt edge selection register (INTEDGE) |
| 003B16 | CPU mode register (CPUM) |
| 003C16 | Interrupt request register 1 (IREQ1) |
| 003D16 | Interrupt request register 2 (IREQ2) |
| 003E16 | Interrupt control register 1 (ICON1) |
| 003F16 | Interrupt control register 2 (ICON2) |

Fig. 9 Memory map of special function register (SFR)

## I/O PORTS

## [Direction Registers]

The I/O ports P0-P3 and P41-P47 have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input port or output port.
When " 0 " is written to the bit corresponding to a pin, that pin becomes an input pin. When " 1 " is written to that bit, that pin becomes an output pin.
If data is read from a pin set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

## Pull-up Control

By setting the PULL register A (address 001616) or the PULL register B (address 001716), ports P0 to P4 except for port P40 can control pull-up with a program.
However, the contents of PULL register A and PULL register B do not affect ports programmed as the output ports.


Note: The contents of PULL register A and PULL register B do not affect ports programmed as the output port.

Fig. 10 Structure of PULL register A and PULL register B

Table 5 List of I/O port function

| Pin | Name | Input/Output | I/O format | Non-port function | Related SFRs | Ref. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P00-P07 | Port P0 | Input/Output, individual bits | CMOS compatible input level CMOS 3-state output |  | PULL register A | (1) |
| $\begin{aligned} & \hline \text { P10/AIN4- } \\ & \text { P13/AIN7 } \end{aligned}$ | Port P1 |  |  | A-D converter input | PULL register A A-D control register | (2) |
| P14-P17 |  |  |  |  | PULL register A | (1) |
| P20-P27 | Port P2 | Input/Output, individual bits | CMOS compatible input level <br> CMOS 3-state output | Key input (key-on wake-up) interrupt input | PULL register A Interrupt control register 2 | (1) |
| P30/AIN0P33/AIN3 | Port P3 | Input/Output, individual bits | CMOS compatible input level <br> CMOS 3-state output | A-D converter input | PULL register A A-D control register | (2) |
| P40/INT0 | Port P4 | Input | CMOS compatible input level | External interrupt input | PULL register B <br> Interrupt edge select register | (3) |
| P41/INT1/ADT |  | Input/Output, individual bits | CMOS compatible input level <br> CMOS 3-state output |  |  | (1) |
| $\begin{aligned} & \text { P42/CNTRo/ } \\ & \text { BEEP+ } \\ & \hline \end{aligned}$ |  |  |  | Timer X function I/O | PULL register B Timer X mode register | (4) |
| $\begin{aligned} & \text { P43/CNTR1/ } \\ & \text { BEEP- } \end{aligned}$ |  |  |  | Timer Y function I/O | PULL register B Timer Y mode register | (5) |
| P44/RxD |  |  |  | Serial I/O funtion | PULL register B | (6) |
| P45/TxD |  |  |  | I/O | Serial I/O control register | (7) |
| P46/Sclk |  |  |  |  | Serial I/O status register | (8) |
| P47/SRDY |  |  |  |  | UART control register | (9) |
| $\begin{array}{\|l\|} \hline \mathrm{COM} 0-\mathrm{COM} 7, \\ \mathrm{COM} \text {-COM15 } \end{array}$ | Common | Output | LCD common output |  | LCD mode register |  |
| SEGo/COM16SEG7/COM23, <br> SEG60/COM31SEG67/COM24 | Segment/ Common |  | LCD segment output LCD common ouput |  |  |  |
| SEG8-SEG59 | Segment |  | LCD segment output |  |  |  |



Fig. 11 Port block diagram (1)
(6) Port P44

(7) Port P45


(9) Port P47


Fig. 12 Port block diagram (2)

## INTERRUPTS

Interrupts occur by fourteen sources: five external, eight internal, and one software.

## Interrupt Control

Each interrupt except the BRK instruction interrupt have both an interrupt request bit and an interrupt enable bit, and is controlled by the interrupt disable flag. An interrupt occurs if the corresponding interrupt request and enable bits are " 1 " and the interrupt disable flag is "0".
Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software. The BRK instruction interrupt and reset cannot be disabled with any flag or bit. The I flag disables all interrupts except the BRK instruction interrupt and reset. If several interrupts requests occurs at the same time the interrupt with highest priority is accepted first.

## Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

1. The contents of the program counter and processor status register are automatically pushed onto the stack.
2. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
3. The interrupt jump destination address is read from the vector table into the program counter.

## ■Notes on interrupts

When setting the followings, the interrupt request bit may be set to "1".
-When setting external interrupt active edge
Related register: Interrupt edge selection register (address 3A16)
Timer X mode register (address 2716)
Timer Y mode register (address 2816)
-When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated
Related register: A-D control regsiter (address 3116)
When not requiring for the interrupt occurrence synchronized with these setting, take the following sequence.
(1)Set the corresponding interrupt enable bit to "0" (disabled).
(2)Set the interrupt edge select bit (active edge switch bit) or the interrupt source select bit to " 1 ".
(3)Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
(4)Set the corresponding interrupt enable bit to " 1 " (enabled).

Table 6 Interrupt vector addresses and priority

| Interrupt Source | Priority | Vector Addresses (Note 1) |  | Interrupt Request Generating Conditions | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | High | Low |  |  |
| Reset (Note 2) | 1 | FFFD16 | FFFC16 | At reset | Non-maskable |
| INT0 | 2 | FFFB16 | FFFA16 | At detection of either rising or falling edge of INT0 intput | External interrupt (active edge selectable) |
| INT1 | 3 | FFF916 | FFF816 | At detection of either rising or falling edge of INT1 input | External interrupt (active edge selectable) |
| Serial I/O reception | 4 | FFF716 | FFF616 | At completion of serial I/O data reception | Valid when serial I/O is selected |
| Serial I/O transmission | 5 | FFF516 | FFF416 | At completion of serial I/O transmission shift or when transmission buffer is empty | Valid when serial I/O is selected |
| Timer X | 6 | FFF316 | FFF216 | At timer X underflow |  |
| Timer Y | 7 | FFF116 | FFF016 | At timer Y underflow |  |
| Timer 2 | 8 | FFEF16 | FFEE16 | At timer 2 underflow |  |
| Timer 3 | 9 | FFED16 | FFEC16 | At timer 3 underflow |  |
| CNTR0 | 10 | FFEB16 | FFEA16 | At detection of either rising or falling edge of CNTRo input | External interrupt (active edge selectable) |
| CNTR1 | 11 | FFE916 | FFE816 | At detection of either rising or falling edge of CNTR1 input | External interrupt (active edge selectable) |
| Timer 1 | 12 | FFE716 | FFE616 | At timer 1 underflow |  |
| Key input (Keyon wake-up) | 13 | FFE116 | FFE016 | At falling of port P2 (at input) input logical level AND | External interrupt (falling valid) |
| A-D conversion | 14 | FFDF16 | FFDE16 | At completion of A-D conversion | Valid when A-D conversion interrupt is selected |
| BRK instruction | 15 | FFDD16 | FFDC16 | At BRK instruction execution | Non-maskable software interrupt |

Notes 1: Vector addresses contain interrupt jump destination addresses.
2: Reset function in the same way as an interrupt with the highest priority.


Fig. 13 Interrupt control


1 : Rising edge active


0 : No interrupt request issued
1 : Interrupt request issued


CNTRo interrupt enable bit
CNTR 1 interrupt enable bit
Timer 1 interrupt enable bit
Not used (returns " 0 " when read)
(Do not write " 1 " to this bit)
Key input interrupt enable bit
A-D conversion interrupt enable bit
Not used (returns "0" when read)
(Do not write " 1 " to this bit)
0 : Interrupts disabled
1 : Interrupts enabled

Fig. 14 Structure of interrupt-related registers

## Key Input Interrupt (Key-on Wake-Up)

A key input interrupt request is generated by applying "L" level to any pin of port P2 that have been set to input mode. In other words, it is generated when AND of input level goes from " 1 " to " 0 ". An example
of using a key input interrupt is shown in Figure 15, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P20-P23.


Fig. 15 Connection example when using key input interrupt and port P2 block diagram

## TIMERS

The 38C8 group has five timers: timer X , timer Y , timer 1, timer 2, and timer 3. Timer X and timer Y are 16-bit timers, and timer 1, timer 2, and timer 3 are 8 -bit timers.
All timers are down count timers. When the timer reaches " 0016 ", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer
is set to " 1 ".
Read and write operation on 16-bit timer must be performed for both high and low-order bytes. When reading a 16-bit timer, read the highorder byte first. When writing to a 16-bit timer, write the low-order byte first. The 16-bit timer cannot perform the correct operation when reading during the write operation, or when writing during the read operation.


Fig. 16 Timer block diagram

## Timer X

Timer $X$ is a 16-bit timer that can be selected in one of four modes and can be controlled the timer X write by setting the timer X mode register.

## (1) Timer Mode

When the timer $X$ count source selection bit is " 0 ", the timer counts $f(X I N) / 16(\operatorname{or} f(X C I N) / 16$ in low-speed mode). When it is " 1 ", the timer counts $f(X I N)$.

## (2) Buzzer Output Mode

When the timer $X$ count source selection bit is " 0 ", the timer counts $f(X C I N)$. When it is " 1 ", the timer counts $f\left(X_{i N}\right)$.
Each time the timer underflows, a signal output from the BEEP + pin is inverted. When the BEEP- valid bit is " 1 ", the opposite phase of $B E E P+$ signal is output from the BEEP- pin. When using the BEEP+ pin and the BEEP- pin, set ports shared with these pins to output.

## (3) Event Counter Mode

The timer counts signals input through the CNTRo pin.
Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the port shared with the CNTRo pin to input.

## (4) Pulse Width Measurement Mode

When the timer $X$ count source selection bit is " 0 ", the count source is $f(\operatorname{Xin}) / 16$ (or $f(X C I N) / 16$ in low-speed mode). When it is " 1 ", the count source is $f(X I N)$.
If CNTRo active edge switch bit is " 0 ", the timer counts while the input signal of CNTRo pin is at " H ". If it is " 1 ", the timer counts while the input signal of CNTRo pin is at " L ". When using a timer in this mode, set the port shared with the CNTRo pin to input.

## -Timer X write control

If the timer $X$ write control bit is " 0 ", when the value is written in the address of timer X , the value is loaded in the timer X and the latch at the same time.
If the timer $X$ write control bit is " 1 ", when the value is written in the address of timer X , the value is loaded only in the latch. The value in the latch is loaded in timer X after timer X underflows.
If the value is written in latch only, unexpected value may be set in the high-order counter when the writing in high-order latch and the underflow of timer X are performed at the same timing.

## ■Notes on CNTRo interrupt active edge selection

CNTRo interrupt active edge depends on the CNTRo active edge switch bit.


Fig. 17 Structure of timer X mode register

## Timer Y

Timer Y is a 16-bit timer that can be selected in one of four modes.

## (1) Timer Mode

The timer counts $f(X I N) / 16$ (or $f(X C I N) / 16$ in low-speed mode).

## (2) Period Measurement Mode

CNTR1 interrupt request is generated at rising/falling edge of CNTR1 pin input signal. Simultaneously, the value in timer $Y$ latch is reloaded in timer $Y$ and timer $Y$ continues counting down. Except for the abovementioned, the operation in period measurement mode is the same as in timer mode.
The timer value just before the reloading at rising/falling of CNTR1 pin input signal is retained until the timer Y is read once after the reload.
The rising/falling timing of CNTR1 pin input signal is found by CNTR1 interrupt. When using a timer in this mode, set the port shared with the CNTR1 pin to input.

## (3) Event Counter Mode

The timer counts signals input through the CNTR1 pin.
Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the port shared with the CNTR1 pin to input.

## (4) Pulse Width HL Continuously Measurement Mode

CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal. Except for this, the operation in pulse width HL continuously measurement mode is the same as in period measurement mode. When using a timer in this mode, set the port shared with the CNTR1 pin to input.

## -Notes on CNTR1 interrupt active edge selection

CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit. However, in the pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.


* Internal clock $\phi$ in low-speed mode is Xcin divided by 2. When the timer X operating mode bits are " 00 " or " 11 ", the timer X count source is $f(X \mathrm{XIIN}) / 16$. When the timer $X$ operating mode bits are " 01 ", the timer $X$ count source is $f(\mathrm{XCIN})$.

Fig. 18 Structure of timer Y mode register

RenesasTechnology Corp.

## Timer 1, Timer 2, Timer 3

Timer 1, timer 2, and timer 3 are 8 -bit timers. The count source for each timer can be selected by the timer 123 mode register. The timer latch value is not affected by a change of the count source. However, because changing the count source may cause an inadvertent count down of the timer. Therefore, rewrite the value of timer whenever the count source is changed.

## -Timer 2 write control

If the timer 2 write control bit is " 0 ", when the value is written in the address of timer 2 , the value is loaded in the timer 2 and the latch at the same time.
If the timer 2 write control bit is " 1 ", when the value is written in the address of timer 2, the value is loaded only in the latch. The value in the latch is loaded in timer 2 after timer 2 underflows.

## Notes on timer 1 to timer 3

When the count source of timer 1 to 3 is changed, the timer counting value may be changed large because a thin pulse is generated in count input of timer. If timer 1 output is selected as the count source of timer 2 or timer 3 , when timer 1 is written, the counting value of timer 2 or timer 3 may be changed large because a thin pulse is generated in timer 1 output.
Therefore, set the value of timer in the order of timer 1, timer 2 and timer 3 after the count source selection of timer 1 to 3 .


Fig. 19 Structure of timer 123 mode register

## SERIAL I/O

Serial I/O can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer (baud rate generator) is also provided for baud rate generation.

## (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O can be selected by setting the mode selection bit of the serial I/O control register to "1".
For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer registers.


Fig. 20 Block diagram of clock synchronous serial I/O


Fig. 21 Operation of clock synchronous serial I/O function

## (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode selection bit of the serial I/O control register to "0".
Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.
The transmit and receive shift registers each have a buffer register,
but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer.
The transmit buffer can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.


Fig. 22 Block diagram of UART serial I/O


Fig. 23 Operation of UART serial I/O function

## [Transmit Buffer/Receive Buffer Register (TB/RB)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer register is write-only and the receive buffer register is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer register is " 0 ".

## [Serial I/O Status Register (SIOSTS)] 001916

The read-only serial I/O status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.
Three of the flags (bits 4 to 6 ) are valid only in UART mode.
The receive buffer full flag (bit 1 ) is cleared to " 0 " when the receive buffer is read.
If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE, FE, and SE. Writing " 0 " to the serial I/O enable bit (SIOE) also clears all the status flags, including the error flags.
All bits of the serial I/O status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to "1", the transmit shift register shift completion flag (bit 2) and the transmit buffer empty flag (bit 0 ) become " 1 ".

## [Serial I/O Control Register (SIOCON)] 001A16

The serial I/O control register contains eight control bits for the serial I/O function.

## [UART Control Register (UARTCON)] 001B16

This is a 5 bit register containing four control bits, which are valid when UART is selected and set the data format of an data receiver/ transfer, and one control bit, which is always valid and sets the output structure of the $\mathrm{P} 45 / \mathrm{TxD}$ pin.

## [Baud Rate Generator (BRG)] 001C16

The baud rate generator determines the baud rate for serial transfer. The baud rate generator divides the frequency of the count source by $1 /(n+1)$, where $n$ is the value written to the baud rate generator.

## Notes on serial I/O

When setting the transmit enable bit to " 1 ", the serial I/O transmit interrupt request bit is automatically set to " 1 ". When not requiring the interrupt occurrence synchronized with the transmission enabled, take the following sequence.
(1)Set the serial I/O transmit interrupt enable bit to " 0 " (disabled).
(2)Set the transmit enable bit to " 1 ".
(3) Set the serial I/O transmit interrupt request bit to " 0 " after 1 or more instructions have been executed.
(4)Set the serial I/O transmit interrupt enable bit to "1" (enabled).


- Character length selection bit (CHAS)

0: 8 bits
1:7 bitsParity enable bit (PARE)
0 : Parity checking disabled
1: Parity checking enabled
Parity selection bit (PARS)
0 : Even parity
1: Odd parity
Stop bit length selection bit (STPS)
$0: 1$ stop bit
$1: 2$ stop bits
P45/TxD P-channel output disable bit (POFF)
0 : CMOS output (in output mode)
1: N-channel open-drain output (in output mode)
Not used (return " 1 " when read)


1: $\mathrm{f}(\mathrm{Xin}) / 4(\mathrm{f}(\mathrm{XcIN}) / 4$ in low-speed mode)
Serial I/O synchronous clock selection bit (SCS)
0 : BRG output divided by 4 when clock synchronous serial I/O is selected.
BRG output divided by 16 when UART is selected
1: External clock input when clock synchronous serial I/O is selected. External clock input divided by 16 when UART is selected.
$\overline{\text { SRDY }}$ output enable bit (SRDY)
0: P47 pin operates as ordinary I/O pin.
1: P47 pin operates as SrDY output pin.
Transmit interrupt source selection bit (TIC)
0 : Interrupt when transmit buffer has emptied
1: Interrupt when transmit shift operation is completed
Transmit enable bit (TE)
0 : Transmit disabled
1: Transmit enabled
Receive enable bit (RE)
0 : Receive disabled
1: Receive enabled
Serial I/O mode selection bit (SIOM)
0: Asynchronous serial I/O (UART)
1: Clock synchronous serial I/O
Serial I/O enable bit (SIOE)
0: Serial I/O disabled
(pins P44-P47 operate as ordinary I/O pins)
1: Serial I/O enabled
(pins $\mathrm{P} 44-\mathrm{P} 47$ operate as serial $\mathrm{I} / \mathrm{O}$ pins)

Fig. 24 Structure of serial I/O control registers

## A-D CONVERTER <br> [A-D Conversion Registers (ADL, ADH)] 003216, 003316

The A-D conversion registers are read-only registers that contain the result of an A-D conversion. During A-D conversion, do not read these registers.

## [A-D Control Register (ADCON)] 003116

The A-D control register controls the A-D conversion process. Bits 0 to 2 are analog input pin selection bits. Bit 3 is an A-D conversion completion bit and " 0 " during A-D conversion, then changes to " 1 " when the A-D conversion is completed. Writing " 0 " to this bit starts the A-D conversion. When bit 5, which is the A-D external trigger valid bit, is set to " 1 ", A-D conversion is started even by a rising edge or falling edge of an ADT input.

## Comparator and Control Circuit

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D conversion register. When an A-D conversion is completed, the control circuit sets the A-D conversion completion bit and the A-D interrupt request bit to " 1 ".
Because the comparator consists of a capacitor coupling, a deficient conversion speed may cause lack of electric charge and make the conversion accuracy worse. When A-D conversion is performed, set $f(X I N)$ to at least 500 kHz .
When both bit 5 and bit 4 of the CPU mode register are set to " 1 ", A-D conversion is performed by using the built-in self-oscillation circuit.

## Trigger Start

When using the A-D external trigger, set the port shared with the ADT pin to input. The polarity of INT1 interrupt edge also applies to the A-D external trigger. When the INT1 interrupt edge polarity is switched after an external trigger is validated, an A-D conversion may be started.

## Resistor ladder

The resistor ladder outputs the comparison voltage by dividing the voltage between VDD and Vss by resistance.

## Channel Selector

The channel selector selects one of the ports P33/AIN3-P30/AIN0 and ports P10/AIN4-P13/AIN7, and inputs it to the comparator.


Fig. 25 Structure of A-D control register


Fig. 26 A-D converter block diagram

## LCD CONTROLLER/DRIVER

The 38C8 group has the built-in Liquid Crystal Display (LCD)
controller/driver consisting of the following.
-240-byte LCD display RAM
-52 or 68 segment driver

- 16 or 32 common driver
- LCD clock generator
- Timing controller
- Bias controller
- Voltage multiplier
- LCD mode register
-LCD control registers 1,2
A maximum of 68 segment output pins and 32 common output pins can be used for control of external LCD display.


Fig. 27 Block diagram of LCD controller/driver

## LCD Controller/Driver Function

The controller/driver performs the bias control and the time sharing control by the LCD control registers 1, 2 (LC1, LC2), and the LCD mode register (LM). The data of corresponding LCDRAM is output from the segment pins according to the output timing of the common pins.
The 38C8 group has the voltage multiplier only for LCD in addition to LCD controller/driver .

## [LCD mode register (LM)] 003916

The LCD mode register is used for setting the LCD controller/driver according to the LCD panel used.

## [LCD control register 1 (LC1)] 003716

The LCD control register 1 controls the voltage multiplier and built-in resistance.

## [LCD control register 2 (LC2)] 003816

The LCD control register 2 is write-only. Setting " 1 " to bit 5 makes built-in resistance low resistance, and can raise drivability of the segment pins and the common pins.

Table 7 Maximum number of display pixels at each duty ratio

| Duty ratio | Maximum number of display pixel |
| :---: | :--- |
| 16 | $16 \times 68$ dots <br> $(5 \times 7$ dots + cursor 2 lines $)$ |
| 32 | $32 \times 52$ dots <br> $(5 \times 7$ dots + cursor 4 lines $)$ |

Note: When executing the STP instruction while operating LCD, execute the STP instruction after prohibiting LCD (set "0" to bit 3 of the LCD mode regsiter).


Note 1: Consumption current can be reduced by restraint of drivability. But an irregular display might be caused according to the panel or the display pattern.


Note 3: LCDCK is a clock for a LCD timing controller.
Internal clock $\phi$ is XCIN divided by 2 in the low-speed mode.

* When selecting 32 duty, functions of pins 135 to 142 become COM16 to COM23, and functions of pins 75 to 82 become COM24 to COM31.

Not used (Do not write " 1 " to these bits.)
Drivability selection bit 2
0 : Normal
1 : Reinforcing (Note 2)
Not used (Do not write "1" to these bits.)

Note 2: The drive of a more large-scale LCD panel becomes easy by setting "1" to this bit. But consumption current is increased at LCD drive. When the drivability selection bit 1 is " 1 ", this function is invaid.

Fig. 28 Structure of LCD control register

RenesasTechnology Corp.

## Bias Control

In the LCD power source pins (VL1-VL5), 1/7 bias is automatically generated in 32 duty ratio and $1 / 5$ bias is done in 16 duty ratio as well. Be sure to connect the capacitor for smoothness to these pins. When requiring $1 / 5$ bias in 32 duty ratio, use an external resistor to generate a necessary level. In this case the drivability selection bit 1 of LCD control register 1 must be " 1 ".

Table 8 Bias control and applied voltage to VL1-VL5

| Bias value | Voltage value |
| :---: | :--- |
|  | VL5 $=$ VLCD |
| $1 / 7$ bias | VL4 $=6 / 7$ VLCD |
| in 32 duty ratio | VL3 $=5 / 7$ VLCD |
|  | VL2 $=2 / 7$ VLCD |
|  | VL1 $=1 / 7$ VLCD |
|  | VL5 $=$ VLCD |
| $1 / 5$ bias | VL4 $=4 / 5$ VLCD |
| in 16 duty ratio | VL3 $=3 / 5$ VLCD |
|  | VL2 $=2 / 5$ VLCD |
|  | VL1 $=1 / 5$ VLCD |

Note: VLCD is a value which can be supplied to the LCD panel. Set value which is less than maximum ratings to VLCD.

## Voltage Multiplier

When the voltage multiplier is operated after a reference voltage for boosting is applied to LCD power supply VLIN, a voltage that is approximately three times as large as that of VLIN pin occurs at the VL5 pin. Operate the voltage multiplier after applying a reference voltage for boosting to VLIN.
The voltage multiplier multiplies a VLIN voltage by charge/discharge of capacitors between $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ pins and to $\mathrm{C}_{3}$ pin. Accordingly, if a large LCD panel is driven or a vias value is changed owing to an external resistor, a level from VL5 pin might be not a requested level. To prevent this, we recommend use of an external power source which can supply stabilized power.
Additionally, when using the voltage multiplier, set a higher resistor value (the sum of R1 to R5) as possible (100 k $\Omega$ or more recommended).


Fig. 29 Example of circuit at each bias

## Common Pin and Duty Ratio Control

The common pins (COM0-COM31) to be used are determined by duty ratio.
Select duty ratio by the duty ratio selection bit (bit 0 of the LCD mode register).

Table 9 Duty ratio control and common pins used

| Duty <br> ratio | Duty ratio <br> selection bit | Common pins used |
| :---: | :---: | :--- |
| 16 | 0 | COM0-COM15 (Note) |
| 32 | 1 | COM0-COM31 |

Note: The SEGo/COM16-SEG7/COM23 pins are used as the SEG0-SEG7.
The SEG67/COM24-SEG60/COM31 pins are used as the SEG67-SEG60.

## LCD Display RAM

When LCD display RAM address selection bit is " 0 ", the area of addresses 034016 to 042F16 is the designated RAM for the LCD display. When the bit is " 1 ", the area of addresses 004016 to $012 F_{16}$ is the designated RAM for it. When " 1 "s are written to these addresses, the corresponding segments of the LCD display panel are turned on.

## LCD Drive Timing

The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can be determined with the following equation;

$$
\begin{aligned}
& f(\text { LCDCK })=\frac{\text { (frequency of count source for LCDCK) }}{\text { (divider division ratio for LCD) }} \\
& \text { Frame frequency }=\frac{f(\text { LCDCK })}{\text { (duty ratio) }}
\end{aligned}
$$



Fig. 30 LCD display RAM map


Fig. 31 LCD drive waveform (16 duty ratio, 1/5 bias, A type)


Fig. 32 LCD drive waveform (32 duty ratio, 1/7 bias, B type)

## RESET CIRCUIT

To reset the microcomputer, $\overline{\text { RESET }}$ pin should be held at an "L" level for $2 \mu$ s or more. Then the RESET pin is returned to an " H " level (the power source voltage should be between Vcc (min.) and 5.5 V , and the quartz-crystal oscillator should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage is less than 0.2 Vcc when a power source voltage passes Vcc (min.).


Fig. 33 Reset circuit example


Fig. 34 Reset sequence

|  | Address | Register contents |  |  | Address | Register contents |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (1) Port P0 direction register | 000116 | 0016 | (21) | A-D control register | 003116 | 0816 |
| (2) Port P1 direction register | 000316 | 0016 | (22) | A-D conversion register (low-order) | 003216 | XX16 |
| (3) Port P2 direction register | 000516 | 0016 | (23) | A-D conversion register (high-order) | 003316 | XX $1^{6}$ |
| (4) Port P3 direction register | 000716 | 0016 | (24) | LCD control register 1 | 003716 | 0016 |
| (5) Port P4 direction register | 000916 | 0016 | (25) | LCD control register 2 | 003816 | 0016 |
| (6) PULL register A | 001616 | 0016 | (26) | LCD mode register | 003916 | 0316 |
| (7) PULL register B | 001716 | 0016 | (27) | Interrupt edge selection regis | ter 003A16 | 0016 |
| (8) Serial I/O status register | 001916 | 8016 | (28) | CPU mode register | 003B16 | 4C16 |
| (9) Serial I/O control register | 001A16 | 0016 | (29) | Interrupt request register 1 | 003C16 | 0016 |
| (10) UART control register | 001B16 | E016 | (30) | Interrupt request register 2 | 003D16 | 0016 |
| (11) Timer X (low-order) | 002016 | FF16 | (31) | Interrupt control register 1 | 003E16 | 0016 |
| (12) Timer X (high-order) | 002116 | FF16 | (32) | Interrupt control register 2 | 003F16 | 0016 |
| (13) Timer Y (low-order) | 002216 | FF16 | (33) | Processor status register | (PS) |  |
| (14) Timer Y (high-order) | 002316 | FF16 | (34) | Program counter | (PCH) | Contents of address FFFD16 |
| (15) Timer 1 | 002416 | FF16 |  |  | (PCL) | Contents of address FFFC16 |
| (16) Timer 2 | 002516 | 0116 |  |  |  |  |
| (17) Timer 3 | 002616 | FF16 |  |  |  |  |
| (18) Timer X mode register | 002716 | 0016 |  |  |  |  |
| (19) Timer Y mode register | 002816 | 0016 |  |  |  |  |
| (20) Timer 123 mode register | 002916 | 0016 |  |  |  |  |

Note: The contents of all other register and RAM are undefined after reset, so they must be initialized by software.
$\times$ : Undefined

Fig. 35 Internal status at reset

## CLOCK GENERATING CIRCUIT

The 38C8 group has two built-in oscillation circuits: main clock XINXout oscillation circuit and sub-clock XCIN-Xcout oscillation circuit. An oscillation circuit can be formed by connecting a resonator between XIN and Xout (XCIN and Xcout). RC oscillation is available for XIn-Xout.
Immediately after reset is released, the XIN-XOUT oscillation circuit starts oscillating, and XCIN and XCOUT pins go to high impedance state.

## Main Clock

An oscillation circuit by a resonator can be formed by setting the OSCSEL pin is set to "L" level and connecting a resonator between XIN and XoUT. Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and Xout since a feed-back resistor exists onchip. To supply a clock signal externally, make the Xout pin open in the "L" level state of the OSCSEL pin, and supply the clock from the XIN pin. The RC oscillation circuit can be formed by setting the OSCSEL pin to "H" level and connecting a resistor between the XIN pin and the XOUT pin. At this time, the feed-back resistor is cut off. The frequency of the RC oscillation changes owing to a parasitic capacitance or the wiring length etc. of the printed circuit board. Do not use the RC oscillation in the usage which the frequency accuracy of the main clock is needed.

## Sub-clock

Connect a resonator between XCIN and Xcout. An external feedback resistor is needed between XCIN and Xcout since a feed-back resistor does not exist on-chip. The sub-clock XCIN-Xcout oscillation circuit cannot directly input clocks that are externally generated. Accordingly, be sure to cause an external resonator to oscillate.

## Frequency Control

(1) Middle-speed Mode

The internal clock $\phi$ is the frequency of XIN divided by 8. After reset is released, this mode is selected.

## (2) High-speed Mode

The internal clock $\phi$ is the frequency of XIN divided by 2.

## (3) Low-speed Mode

The internal clock $\phi$ is the frequency of XCIN divided by 2.
A low-power consumption operation can be realized by stopping the main clock XIN in this mode. To stop the main clock, set bit 5 of the CPU mode register to " 1 ". When the main clock XIN is restarted, set enough time for oscillation to stabilize by programming.

## -Notes on clock generating circuit

If you switch the mode between middle/high-speed and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub-clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that $f(X I N)>3 \cdot f(X C I N)$.

## Oscillation Control

## (1) Stop Mode

If the STP instruction is executed, the internal clock $\phi$ stops at an " H " level, and XIN and XCIN oscillators stop. Timer 1 is set to "FF16" and timer 2 is set to " 0116 ."
Either XIN divided by 16 or XCIN divided by 16 is input to timer 1 as count source, and the output of timer 1 is connected to timer 2 . The bits except bit 4 of the timer 123 mode register are cleared to " 0 ." Set the interrupt enable bits of timer 1 and timer 2 to disabled ("0") before executing the STP instruction.
Oscillator restarts at reset or when an external interrupt is received, but the internal clock $\phi$ is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize.

## (2) Wait Mode

If the WIT instruction is executed, the internal clock $\phi$ stops at an " H " level. The states of XIN and XCIN are the same as the state before executing the WIT instruction. The internal clock $\phi$ restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.


Fig. 36 RC oscillation circuit


Fig. 37 Resonator circuit


Note: When selecting the Xc oscillation, set the sub-clock (Xcin -Xcout) oscillating bit to "1".

Fig. 38 Clock generating circuit block diagram


Notes 1 : Switch the mode by the allows shown between the mode blocks. (Do not switch between the mode directly without an allow.)
2 : The all modes can be switched to the stop mode or the wait mode and returned to the source mode when the stop mode or the wait mode is ended.
3 : Timer and LCD operate in the wait mode.
4 : When the stop mode is ended, a delay of approximately 1 ms occurs automatically by timer 1 and timer 2 in middle-/high-speed mode
5 : When the stop mode is ended, a delay of approximately 0.25 s occurs automatically by timer 1 and timer 2 in low-speed mode.
6 : Wait until oscillation stabilizes after oscillating the main clock XIN before the switching from the low-speed mode to middle-/high-speed mode.
7 : The example assumes that 4 MHz is being applied to the XIN pin and 32 kHz to the XCIN pin. $\phi$ indicates the internal clock.

Fig. 39 State transitions of system clock

## NOTES ON PROGRAMMING

## Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index $X$ mode ( $T$ ) and the decimal mode
(D) flags because of their effect on calculations.

## Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

## Decimal Calculations

- To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative ( N ), overflow ( V ), and zero (Z) flags are invalid.


## Timers

If a value $n$ (between 0 and 255) is written to a timer latch, the frequency division ratio is $1 /(n+1)$.

## Multiplication and Division Instructions

- The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.


## Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index $X$ mode flag ( $T$ ) is " 1 "
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.
Use instructions such as LDM and STA, etc., to set the port direction registers.


## Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\text { SRDY }}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{\text { SRDY }}$ output enable bit to " 1 ". Serial I/O continues to output the final bit from the TxD pin after transmission is completed.

## A-D Converter

The comparator is constructed linked to a capacitor. When the conversion speed is not enough, the conversion accuracy might be ruined by the disappearance of the charge. When A-D conversion is performed, set $f($ XIN $)$ to at least 500 kHz .
When the following operations are performed, the A-D conversion operation cannot be guaranteed.
-When the CPU mode register is operated during A-D conversion operation,
-When the A-D control register is operated during A-D conversion operation,
-When STP or WIT instruction is executed during A-D conversion operation.

## Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal clock $\phi$ by the number of cycles needed to execute an instruction.
The number of cycles required to execute an instruction is shown in the list of machine instructions.

## LCD Control

When using the voltage multiplier, apply prescribed voltage to the VLIN pin in the state in which the LCD enable bit is " 0 ", and set the voltage multiplier enable bit to " 1 ".

## NOTES ON USE

## Countermeasures Against Noise

(1) Shortest wiring length
(1) Wiring for RESET pin

Make the length of wiring which is connected to the RESET pin as short as possible. Especially, connect a capacitor across the RESET pin and the Vss pin with the shortest possible wiring (within 20mm).

- Reason

The width of a pulse input into the $\overline{\text { RESET }}$ pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.


Fig. 40 Wiring for the RESET pin
(2) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring (within 20 mm ) across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.
- Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.


Fig. 41 Wiring for clock I/O pins
(2) Connection of bypass capacitor across Vss line and Vcc line In order to stabilize the system operation and avoid the latch-up, connect an approximately $0.1 \mu \mathrm{~F}$ bypass capacitor across the Vss line and the Vcc line as follows:

- Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vcc pin.


Fig. 42 Bypass capacitor across the Vss line and the Vcc line
(3) Oscillator concerns

In order to obtain the stabilized operation clock on the user system and its condition, contact the oscillator manufacturer and select the oscillator and oscillation circuit constants. Be careful especially when range of voltage or/and temperature is wide.
Also, take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.
(1) Keeping oscillator away from large current signal lines Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

## - Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.
(2) Installing oscillator away from signal lines where potential levels change frequently
Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

## - Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.


Fig. 43 Wiring for a large current signal line/Wiring of signal lines where potential levels change frequently
(4) Analog input

The analog input pin is connected to the capacitor of a comparator. Accordingly, sufficient accuracy may not be obtained by the charge/ discharge current at the time of A-D conversion when the analog signal source of high-impedance is connected to an analog input pin. In order to obtain the A-D conversion result stabilized more, please lower the impedance of an analog signal source, or add the smoothing capacitor to an analog input pin.
(5) Difference of memory type and size

When Mask ROM and PROM version and memory size differ in one group, actual values such as an electrical characteristics, A-D conversion accuracy, and the amount of proof of noise incorrect operation may differ from the ideal values.
When these products are used switching, perform system evaluation for each product of every after confirming product specification.
(6) Wiring to Vpp pin of One Time PROM version

Connect an approximately $5 \mathrm{k} \Omega$ resistor to the VPP pin the shortest possible in series.

Note: Even when a circuit which included an approximately $5 \mathrm{k} \Omega$ resistor is used in the Mask ROM version, the microcomputer operates correctly.

## - Reason

The VPP pin of the One Time PROM version is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the built-in PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.


Fig. 44 Wiring for the Vpp pin of One Time PROM

## DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

1. Mask ROM Order Confirmation Form*
2. Mark Specification Form*
3. Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.
*For the mask ROM confirmation and the mark specifications, refer to the "Mitsubishi MCU Technical Information" Homepage (http://www.infomicom.maec.co.jp/indexe.htm).

## ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version and built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter (PCA7447FP).

Table 10 Programming adapter

| Package | Name of Programming Adapter |
| :---: | :---: |
| 144P6Q-A | PCA7447FP |

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 45 is recommended to verify programming.


Fig. 45 Programming and testing of One Time PROM version

## ELECTRICAL CHARACTERISTICS

Table 11 Absolute maximum ratings

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltage | All voltages are based on Vss. Output transistors are cut off. | -0.3 to 7.0 | V |
| VI | $\begin{array}{ll}\text { Input voltage } & \begin{array}{l}\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \\ \mathrm{P} 30-\mathrm{P} 33, \mathrm{P} 40-\mathrm{P} 47\end{array}\end{array}$ |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage $\mathrm{C} 1, \mathrm{C} 2$ |  | -0.3 to 7.0 | V |
| VI | Input voltage $\overline{\text { RESET, XIN, XCIN }}$ |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage VLIN | When voltage multiplier is not operated. | -0.3 to 7.0 | V |
| VI | Input voltage VL1, VL2, VL3, VL4, VL5 | VL1 $\leq$ VL2 2 VL3 $\leq$ VL4 $\leq$ VL5 | -0.3 to 7.0 | V |
| Vo | $\begin{array}{ll} \hline \text { Output voltage } & \begin{array}{l} \mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \\ \\ \\ \mathrm{P} 30-\mathrm{P} 33, \mathrm{P} 41-\mathrm{P} 47 \end{array} \end{array}$ |  | -0.3 to Vcc+0.3 | V |
| Vo | Output voltage $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}$ |  | -0.3 to 7.0 | V |
| Vo | Output voltage COM0-COM31, SEG0-SEG67 |  | -0.3 to VL5+0.3 | V |
| Vo | Output voltage XOUT, XCOUT |  | -0.3 to Vcc +0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating temperature |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

Table 12 Recommended operating conditions $\left(\mathrm{Vcc}=2.2\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)


Notes 1: The total peak output current is the peak value of the peak currents flowing through all the applicable ports.
2: The total average output current is the average value measured over 100 ms flowing through all the applicable ports.
3: The peak output current is the peak current flowing in each port.
4: The average output current is an average value measured over 100 ms .

Table 13 Recommended operating conditions (mask ROM version) ( $\mathrm{Vcc}=2.2$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| f(CNTRo) <br> f(CNTR1) | Timer X , timer Y input frequency (duty cycle 50\%) |  |  |  | $\mathrm{f}(\mathrm{XIN}) / 2$ | Hz |
| $f(X 1 \mathrm{~N})$ | Main clock input oscillation frequency (Note 1) | High-speed mode $(4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ |  |  | 8.0 | MHz |
|  |  | High-speed mode $(2.2 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V})$ |  |  | $2.9 \times \mathrm{Vcc}-3.6$ | MHz |
|  |  | Middle-speed mode $(2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ |  |  | 8.0 | MHz |
|  |  | Middle-speed mode $(2.2 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V})$ |  |  | 8×(Vcc-1.7) | MHz |
| f(XCIN) | Sub-clock input oscillation frequency (Notes 1, 2) |  |  | 32.768 | 50 | kHz |

Notes 1: When the oscillation frequency has a duty cycle of $50 \%$.
2: When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that $f($ XcIN $)<f(X I N) / 3$.
Table 14 Recommended operating conditions (PROM version) ( $\mathrm{Vcc}=2.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| f(CNTRo) <br> f(CNTR1) | Timer X , timer Y input frequency (duty cycle 50\%) |  |  |  | $\mathrm{f}(\mathrm{XIN}) / 2$ | Hz |
| $f(X I N)$ | Main clock input oscillation frequency (Note 1) | High-speed mode $(4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ |  |  | 8.0 | MHz |
|  |  | High-speed mode $(2.5 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V})$ |  |  | $4 \times \mathrm{Vcc}-8$ | MHz |
|  |  | Middle-speed mode $(2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ |  |  | 8.0 | MHz |
|  |  | Middle-speed mode $(2.5 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V})$ |  |  | 20×(Vcc-2.3) | MHz |
| $f($ XCIN $)$ | Sub-clock input oscillation frequency (Notes 1, 2) |  |  | 32.768 | 50 | kHz |

Notes 1: When the oscillation frequency has a duty cycle of $50 \%$.
2: When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that $f($ XCIN $)<f(X I N) / 3$.

Table 15 Electrical characteristics ( $\mathrm{Vcc}=2.2$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | "H" output voltage P00-P07, P10-P17, P30-P33 | $\begin{aligned} & \mathrm{IOH}=-5.0 \mathrm{~mA} \\ & \mathrm{VCC}=5.0 \mathrm{~V} \end{aligned}$ | Vcc-2.0 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-1.5 \mathrm{~mA} \\ & \mathrm{VCC}=5.0 \mathrm{~V} \end{aligned}$ | Vcc-0.5 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-1.25 \mathrm{~mA} \\ & \mathrm{VCC}=2.2 \mathrm{~V} \end{aligned}$ | Vcc-1.0 |  |  | V |
| VOH | "H" output voltage P20-P27, P41-P47 | $\begin{aligned} & \mathrm{IOH}=-5.0 \mathrm{~mA} \\ & \mathrm{VCC}=5.0 \mathrm{~V} \end{aligned}$ | Vcc-2.0 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-1.5 \mathrm{~mA} \\ & \mathrm{VCC}=5.0 \mathrm{~V} \end{aligned}$ | Vcc-0.5 |  |  | V |
|  |  | $\begin{aligned} & \text { IOH }=-1.25 \mathrm{~mA} \\ & \mathrm{VCC}=2.2 \mathrm{~V} \end{aligned}$ | Vcc-1.0 |  |  | V |
| VoL | "L" output voltageP00-P07, P10-P17, P30-P33 | $\begin{aligned} & \mathrm{IOL}=5.0 \mathrm{~mA} \\ & \mathrm{VCC}=5.0 \mathrm{~V} \end{aligned}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.5 \mathrm{~mA} \\ & \mathrm{Vcc}=5.0 \mathrm{~V} \end{aligned}$ |  |  | 0.5 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.25 \mathrm{~mA} \\ & \mathrm{VCC}=2.2 \mathrm{~V} \end{aligned}$ |  |  | 1.0 | V |
| VoL | "L" output voltage P20-P27, P41-P47 | $\begin{aligned} & \mathrm{IOL}=5.0 \mathrm{~mA} \\ & \mathrm{Vcc}=5.0 \mathrm{~V} \end{aligned}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.5 \mathrm{~mA} \\ & \mathrm{VCC}=5.0 \mathrm{~V} \end{aligned}$ |  |  | 0.5 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.25 \mathrm{~mA} \\ & \mathrm{VCC}=2.2 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | 1.0 | V |
| VT+-VT- | Hysteresis <br> INT0, INT1, ADT, CNTR0, CNTR1, P20-P27 |  |  | 0.5 |  | V |
| VT+-VT- | Hysteresis ScLK, RxD |  |  | 0.5 |  | V |
| VT+-VT- | Hysteresis RESET |  |  | 0.5 |  | V |
| IIH | "H" input current All ports |  |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current RESET |  |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current XIN |  |  | 4.0 |  | $\mu \mathrm{A}$ |
| IIL | "L" input current All ports | $\begin{aligned} & \mathrm{VI}=\mathrm{VSS} \\ & \text { Pull-ups "off" } \end{aligned}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{VI}=\mathrm{Vss}$ <br> Pull-ups "on" | -60.0 | -120.0 | -240.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{Vcc}=2.2 \mathrm{~V}, \mathrm{VI}=\mathrm{Vss}$ Pull-ups "on" | -5.0 | -20.0 | -40.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current $\overline{\text { RESET }}$ | $\mathrm{VI}=\mathrm{VSS}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | $\mathrm{VI}=\mathrm{VSS}$ |  | -4.0 |  | $\mu \mathrm{A}$ |

Table 16 Electrical characteristics $\left(\mathrm{Vcc}=2.2\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VRam | RAM hold voltage | When clock is stopped | 2.0 | 5.0 | 5.5 | V |
| ICC | Power source current | $\begin{aligned} & \text { High-speed mode, } \mathrm{Vcc}=5.0 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=8.0 \mathrm{MHz} \\ & \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz} \end{aligned}$ |  | 5.5 | 11.0 | mA |
|  |  | $\begin{aligned} & \text { Middle-speed mode, Vcc }=5.0 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=8.0 \mathrm{MHz} \\ & \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz} \\ & \hline \end{aligned}$ |  | 3.0 | 6.0 | mA |
|  |  | $\begin{aligned} & \text { Middle-speed mode, Vcc = 3.0 V } \\ & \mathrm{f}(\mathrm{XIN})=8.0 \mathrm{MHz} \\ & \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz} \\ & \hline \end{aligned}$ |  | 1.0 | 2.0 | mA |
|  |  | $\begin{aligned} & \text { Low-speed mode, } \mathrm{VcC}=3.0 \mathrm{~V} \text {, } \\ & \mathrm{f}(\mathrm{XIN})=\text { stopped } \\ & \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz} \end{aligned}$ |  | 20.0 | 40.0 | $\mu \mathrm{A}$ |
|  |  | High-/Middle-speed mode, VcC = 5.0 V , <br> $\mathrm{f}(\mathrm{XIN})=8.0 \mathrm{MHz}$ (in WIT state) <br> $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ |  | 0.9 | 1.8 | mA |
|  |  | High-/Middle-speed mode, Vcc $=3.0 \mathrm{~V}$ $\mathrm{f}(\mathrm{XIN})=8.0 \mathrm{MHz}$ (in WIT state) <br> $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ |  | 0.3 | 0.6 | mA |
|  |  | Low-speed mode, Vcc $=3.0 \mathrm{~V}$, $\mathrm{f}(\mathrm{XIN})=$ stopped <br> $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ (in WIT state) |  | 4.5 | 9.0 | $\mu \mathrm{A}$ |
|  |  | All oscillation stopped $\mathrm{Ta}=25^{\circ} \mathrm{C}$, Output transistors "off" (in STP state) |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  |  | All oscillation stopped $\mathrm{Ta}=85^{\circ} \mathrm{C}$, Output transistors "off" (in STP state) |  |  | 10.0 | $\mu \mathrm{A}$ |
| IAD | A-D converter current dissipation | Current increase at A-D converter operated, $\mathrm{f}(\mathrm{XIN})=8.0 \mathrm{MHz}$ |  | 0.8 | 1.6 | mA |
| IL5 | VL5 input current (Note) | $\mathrm{VL5}=6.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 3 | 6 | $\mu \mathrm{A}$ |
| FROSC | RC oscillation frequency | ROSC $=8.2 \mathrm{k} \Omega$ | 1.5 | 2.5 | 3.5 | MHz |

Note: When normal drivability (drivability selection bit $1=$ " 0 ", drivability selection bit $2=$ " 0 ") is selected.

Table 17 A-D converter characteristics
$\left(\mathrm{Vcc}=2.2\right.$ to $5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN}) \leq 4 \mathrm{MHz}$, in middle-speed/high-speed mode)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 10 | Bits |
| - | Absolute accuracy <br> (excluding quantization error) | $\mathrm{Vcc}=2.7-5.5 \mathrm{~V}$ |  |  | $\pm 4$ | LSB |
|  |  | $\mathrm{VCC}=2.5-2.7 \mathrm{~V}\left(\mathrm{Ta}=-10\right.$ to $\left.50^{\circ} \mathrm{C}\right)$ |  |  | $\pm 6$ | LSB |
| tconv | Conversion time | $\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ (Note) | 30.5 |  | 34 | $\mu \mathrm{s}$ |
| IIA | Analog port input current |  |  | 0.5 | 5.0 | $\mu \mathrm{A}$ |

Note: When main clock is selected as system clock.
Table 18 Timing requirements $1\left(\mathrm{Vcc}=4.0\right.$ to $5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\text { RESET }}$ ) | Reset input "L" pulse width |  | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | Main clock input cycle time (XIN input) |  | 125 |  |  | ns |
| twh(XIN) | Main clock input "H" pulse width |  | 45 |  |  | ns |
| twL(XIN) | Main clock input "L" pulse width |  | 40 |  |  | ns |
| tc(CNTR) | CNTRo, CNTR1 input cycle time |  | 250 |  |  | ns |
| twh(CNTR) | CNTRo, CNTR1 input "H" pulse width |  | 105 |  |  | ns |
| twL(CNTR) | CNTRo, CNTR1 input "L" pulse width |  | 105 |  |  | ns |
| twh(INT) | INT0, INT1 input "H" pulse width |  | 80 |  |  | ns |
| twL(INT) | INT0, INT1 input "L" pulse width |  | 80 |  |  | ns |
| tc(SCLK) | Serial I/O clock input cycle time | (Note) | 800 |  |  | ns |
| twH(SCLK) | Serial I/O clock input "H" pulse width | (Note) | 370 |  |  | ns |
| twL(SCLK) | Serial I/O clock input "L" pulse width | (Note) | 370 |  |  | ns |
| tsu(RxD-ScLK) | Serial I/O input setup time |  | 220 |  |  | ns |
| th(SCLK-RxD) | Serial I/O input hold time |  | 100 |  |  | ns |

Note: When bit 6 of address 001A16 is " 1 ".
Divide this value by four when bit 6 of address 001 A 16 is " 0 ".
Table 19 Timing requirements 2 (mask $R O M$ version) ( $\mathrm{Vcc}=2.2$ to $4.0 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\text { RESET }}$ ) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | Main clock input cycle time (Xin input) Vcc $=2.7$ to 4.0 V | 125 |  |  | ns |
|  | Main clock input cycle time (XIN input) Vcc $=2.2$ to 2.7 V | 250 |  |  | ns |
| twh(XIN) | Main clock input "H" pulse width Vcc $=2.7$ to 4.0 V | 45 |  |  | ns |
|  | Main clock input "H" pulse width Vcc $=2.2$ to 2.7 V | 100 |  |  | ns |
| twL (XIN) | Main clock input "L" pulse width Vcc $=2.7$ to 4.0 V | 40 |  |  | ns |
|  | Main clock input "L" pulse width Vcc $=2.2$ to 2.7 V | 100 |  |  | ns |
| tc(CNTR) | CNTR0, CNTR1 input cycle time | 2/f(XIN) |  |  | s |
| twh(CNTR) | CNTR0, CNTR1 input "H" pulse width | tc(CNTR)/2-20 |  |  | ns |
| twL(CNTR) | CNTRo, CNTR1 input "L" pulse width | tc(CNTR)/2-20 |  |  | ns |
| twh(INT) | INT0, INT1 input "H" pulse width | 230 |  |  | ns |
| twL(INT) | INT0, INT1 input "L" pulse width | 230 |  |  | ns |
| tc(SCLK) | Serial I/O clock input cycle time (Note) | 2000 |  |  | ns |
| twh(ScLK) | Serial I/O clock input "H" pulse width (Note) | 950 |  |  | ns |
| twL(SCLK) | Serial I/O clock input "L" pulse width (Note) | 950 |  |  | ns |
| tsu(RxD-ScLK) | Serial I/O input setup time | 400 |  |  | ns |
| th(ScLk-RxD) | Serial I/O input hold time | 200 |  |  | ns |

Note: When bit 6 of address 001A16 is " 1 ".
Divide this value by four when bit 6 of address 001 A 16 is " 0 ".

RenesasTechnology Corp.

Table 20 Timing requirements 2 (One Time PROM version) ( $\mathrm{Vcc}=2.5$ to 4.0 V , $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\text { RESET }}$ ) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | Main clock input cycle time (Xin input) Vcc $=2.7$ to 4.0 V | 125 |  |  | ns |
|  | Main clock input cycle time (XIN input) Vcc $=2.5$ to 2.7 V | 250 |  |  | ns |
| twh(XIN) | Main clock input "H" pulse width Vcc $=2.7$ to 4.0 V | 45 |  |  | ns |
|  | Main clock input "H" pulse width Vcc $=2.5$ to 2.7 V | 100 |  |  | ns |
| twL(XIN) | Main clock input "L" pulse width Vcc $=2.7$ to 4.0 V | 40 |  |  | ns |
|  | Main clock input "L" pulse width Vcc $=2.5$ to 2.7 V | 100 |  |  | ns |
| tc(CNTR) | CNTRo, CNTR1 input cycle time | 2/f(XIN) |  |  | S |
| twh(CNTR) | CNTRo, CNTR1 input "H" pulse width | tc(CNTR)/2-20 |  |  | ns |
| twL(CNTR) | CNTRo, CNTR1 input "L" pulse width | tc(CNTR)/2-20 |  |  | ns |
| twh(INT) | INT0, INT1 input "H" pulse width | 230 |  |  | ns |
| twL(INT) | INT0, INT1 input "L" pulse width | 230 |  |  | ns |
| tc(SCLK) | Serial I/O clock input cycle time (Note) | 2000 |  |  | ns |
| twH(SCLK) | Serial I/O clock input "H" pulse width (Note) | 950 |  |  | ns |
| twL(SCLK) | Serial I/O clock input "L" pulse width (Note) | 950 |  |  | ns |
| tsu(RxD-ScLK) | Serial I/O input setup time | 400 |  |  | ns |
| th(ScLK-RxD) | Serial I/O input hold time | 200 |  |  | ns |

Note: When bit 6 of address 001A16 is "1".
Divide this value by four when bit 6 of address 001A16 is " 0 ".

Table 21 Switching characteristics 1 ( $\mathrm{Vcc}=4.0$ to $5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| twh(SCLK) | Serial I/O clock output "H" pulse width |  | tc(SCLK)/2-30 |  |  | ns |
| twL(SCLK) | Serial I/O clock output "L" pulse width |  | tc(SCLK)/2-30 |  |  | ns |
| td(SCLK-TxD) | Serial I/O output delay time | (Note 1) |  |  | 140 | ns |
| tv(ScLk-TxD) | Serial I/O output valid time | (Note 1) | -30 |  |  | ns |
| tr(SCLK) | Serial I/O clock output rising time |  |  |  | 30 | ns |
| tf(SCLK) | Serial I/O clock output falling time |  |  |  | 30 | ns |
| $\operatorname{tr}(\mathrm{CMOS})$ | CMOS output rising time | (Note 2) |  | 10 | 30 | ns |
| tf(CMOS) | CMOS output falling time | (Note 2) |  | 10 | 30 | ns |

Notes 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2: The Xout and Xcout pins are excluded.

Table 22 Switching characteristics $2\left(\mathrm{Vcc}=2.2\right.$ to 4.0 V , $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| twH(SCLK) | Serial I/O clock output "H" pulse width |  | tc(ScLK)/2-50 |  |  | ns |
| twL(SCLK) | Serial I/O clock output "L" pulse width |  | tc(SCLK)/2-50 |  |  | ns |
| td(SCLK-TxD) | Serial I/O output delay time | (Note 1) |  |  | 350 | ns |
| tv(ScLK-TxD) | Serial I/O output valid time | (Note 1) | -30 |  |  | ns |
| $\operatorname{tr}$ (SCLK) | Serial I/O clock output rising time |  |  |  | 50 | ns |
| tf(SCLK) | Serial I/O clock output falling time |  |  |  | 50 | ns |
| $\operatorname{tr}(\mathrm{CMOS})$ | CMOS output rising time | (Note 2) |  | 20 | 50 | ns |
| tf(CMOS) | CMOS output falling time | (Note 2) |  | 20 | 50 | ns |

Notes 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".
2: The Xout and Xcout pins are excluded.


Fig. 46 Circuit for measuring output switching characteristics

CNTRo, CNTR1


INTo, INT1


RESET


XIN


Fig. 47 Timing diagram

## PACKAGE OUTLINE

144P6Q-A
MMP
Plastic 144pin $20 \times 20 \mathrm{~mm}$ body LQFP

| EIAJ Package Code | JEDEC Code | Weight(g) | Lead Material |
| :---: | :---: | :---: | :---: |
| LQFP144-P-2020-0.50 | - | 1.23 | Cu Alloy |






Recommended Mount Pad

| Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 1.7 |
| A1 | 0.05 | 0.125 | 0.2 |
| A2 | - | 1.4 | - |
| b | 0.17 | 0.22 | 0.27 |
| c | 0.105 | 0.125 | 0.175 |
| D | 19.9 | 20.0 | 20.1 |
| E | 19.9 | 20.0 | 20.1 |
| e | - | 0.5 | - |
| HD | 21.8 | 22.0 | 22.2 |
| HE | 21.8 | 22.0 | 22.2 |
| L | 0.35 | 0.5 | 0.65 |
| L 1 | - | 1.0 | - |
| Lp | 0.45 | 0.6 | 0.75 |
| A 3 | - | 0.25 | - |
| X | - | - | 0.08 |
| y | - | - | 0.1 |
| $\theta$ | $0^{\circ}$ | - | $8^{\circ}$ |
| b 2 | - | 0.225 | - |
| I 2 | 0.95 | - | - |
| MD | - | 20.4 | - |
| ME | - | 20.4 | - |

## RenesasTechnology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

## - Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party
Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
contained in these materials.
解 istributor for the latest product infout notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product
The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).
When using any or all of the information contained in these materials, including product daia, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision
Mitsubishi Electric Corpo information and products. Mitsubishi Electric Corporation assumes no responsibity for any damage, liabilty or otherloss resulting from the information contained herein.
Corporation or an Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric
aerospace, nuclear, or undersea repeater use.
he prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials. destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
Alease contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

| REVISION HISTORY |  |  |  | 38C8 GROUP DATA SHEET |
| :---: | :---: | :---: | :---: | :---: |
| Rev. | Date | Description |  |  |
|  |  | Page | Summary |  |
| 1.0 | 01/18/01 |  | First Edition |  |
| 1.1 | 03/21/01 | $\begin{array}{\|l} \hline 2 \\ 3 \\ 4 \\ 14 \\ 17 \\ 26 \\ 33 \\ 34 \\ 37 \\ 37 \\ 40 \\ 41 \\ 42 \\ 42 \end{array}$ | Figure 1 is partly revised. <br> Figure 2 is partly revised. <br> Pin name into Table 1 is partly revised. <br> Pin name into Table 5 is partly revised. <br> Explanations of "Interrupt Operation" are partly eliminated. <br> Address of [Baud Rate Generator (BRG)] is revised. <br> Figure name of Figure 31 is partly revised. <br> Figure name of Figure 32 is partly revised. <br> Explanations of "CLOCK GENERATING CIRCUIT" are partly revised. <br> Explanations of "(1) Middle-speed Mode" of "Frequency Control" are partly re vised. <br> "At STP Instruction Release" is eliminated. <br> Explanations of "DATA REQUIRED FOR MASK ORDERS" are partly revised. <br> Pin name of VIA into Table 11 is revised. <br> Limits of VIH, VIL of P40, P43 are revised. |  |
| 1.2 | 10/15/01 | $\begin{array}{\|l\|} \hline 3 \\ 15 \\ 16 \\ 41 \\ 42 \\ 43 \\ 43 \\ 43 \\ 43 \\ 43 \\ 46 \\ 46 \\ 47 \\ \hline \end{array}$ | Figure 2 is partly revised. <br> Figure 11 is partly revised. <br> Figure 12 is partly revised. <br> Table 10 is added. <br> Vcc parameter into Table 12 is partly eliminated. <br> Unit of $f(C N T R 0), f(C N T R 1)$ into Table 13 is revised. <br> Limits of $f(\mathrm{XIN})$ in high-speed mode ( $2.2 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ ) into Table 13 is revised $\mathrm{f}(\mathrm{XIN})$ in middle-speed mode ( $2.2 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ ) into Table 13 is added. <br> Unit of $f(C N T R 0), f(C N T R 1)$ into Table 14 is revised. <br> $\mathrm{f}(\mathrm{XIN})$ in middle-speed mode ( $2.5 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ ) into Table 14 is added. <br> Limits of $\mathrm{tc}(\mathrm{XIN})$, twh(XIN), twL(XIN) into Table 19 are added. <br> Limits and unit of tc(CNTR) into Table 19 are revised. <br> Table 20 is added. |  |
| 1.3 | 12/05/01 | 3 14 17 18 28 28 28 40 | Figure 2 is partly revised. <br> Table 5 is partly revised. <br> Explanations of " $\quad$ Notes on interrupts" are partly revised. <br> Figure 14 is partly revised. <br> Explanations of "[A-D Control Register (ADCON)]" are partly revised. <br> Explanations of "Comparator and Control Circuit" are partly revised. <br> Figure 25 is partly revised. <br> Explanations of "A-D Converter" of "NOTES ON PROGRAMMING" are partly revised. |  |
| 1.4 | 06/25/02 | All pages 1 3 4 6 8 9 10 11 14 | Preliminary Notice in the header is eliminated. Interrupts of "[FEATURES]" are corrected. <br> Figure 2 is partly revised. <br> Pin COM0-COM15 in Table 1 is revised. <br> Figure 4 is partly revised. <br> Note in Figure 4 is partly revised. <br> Explanations of bit 3 are added. <br> Bit 4 name in Figure 7 is revised. <br> Remarks in Figure 7 are partly revised. <br> Table 5 is partly revised. |  |




[^0]:    * The start address of the LCD display area can be switched either zero page (addresses 004016-012F16) or 3 page (addresses $034016-042 F_{16}$ ) by software. Immediately after reset released, 3 page is selected.

