AMC1305x High-Precision, Reinforced Isolated Delta-Sigma Modulators

1 Features

- Pin-Compatible Family Optimized for Shunt-Resistor-Based Current Measurements:
  - ±50-mV or ±250-mV Input Voltage Ranges
  - CMOS or LVDS Digital Interface Options
- Excellent DC Performance Supporting High-Precision Sensing on System Level:
  - Offset Error: ±50 µV or ±150 µV (max)
  - Offset Drift: 1.3 µV/°C (max)
  - Gain Error: ±0.3% (max)
  - Gain Drift: ±40 ppm/°C (max)
- Certified Isolation Barrier:
  - Reinforced Isolation Rating
  - VDE V 0884-10, UL1577, and CSA Approved
  - Isolation Voltages: 7000 V_{PEAK}, 10000 V_{SURGE}
  - Working Voltages: 1500 V_{DC}, 1000 $V_{AC, rms}$
  - Transient Immunity: 15 kV/µs (min)
- High Electromagnetic Field Immunity (see Application Note SLLA181A)
- External 5-MHz to 20-MHz Clock Input for Easier System-Level Synchronization
- Fully Specified Over the Extended Industrial Temperature Range

2 Applications

- Shunt Resistor Based Current Sensing in:
  - Industrial Motor Drives
  - Photovoltaic Inverters
  - Uninterruptible Power Supplies
- Isolated Voltage Sensing

3 Description

The AMC1305 is a precision, delta-sigma (ΔΣ) modulator with the output separated from the input circuitry by a capacitive double isolation barrier that is highly resistant to magnetic interference. This barrier is certified to provide reinforced isolation of up to 7000 V_{PEAK} according to the DIN V VDE V 0884-10, UL1577, and CSA standards. Used in conjunction with isolated power supplies, the device prevents noise currents on a high common-mode voltage line from entering the local system ground and interfering with or damaging low voltage circuitry.

The AMC1305 is optimized for direct connection to shunt resistors or other low voltage level signal sources while supporting excellent dc and ac performance. Shunt resistors are typically used to sense currents in motor drives, green energy generation systems, or other industrial applications. By using an appropriate digital filter (that is, as integrated on the TMS320F2837x) to decimate the bit stream, the device can achieve 16 bits of resolution with a dynamic range of 85 dB (13.8 ENOB) at a data rate of 78 kSPS.

On the high-side, the modulator is supplied with a nominal voltage of 5 V (AVDD), whereas the isolated digital interface operates from a 3.3-V or 5-V power supply (DVDD).


The AMC1305 is available in a wide-body SOIC-16 (DW) package and is specified from –40°C to 125°C.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
AMC1305x	SOIC (16)	10.30 mm × 7.50 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

4 Simplified Schematic



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1 Features ... 1
2 Applications ... 1
3 Description ... 1
4 Simplified Schematic ... 1
5 Revision History ... 2
6 Device Comparison Table ... 3
7 Pin Configurations and Functions ... 3
8 Specifications ... 4
8.1 Absolute Maximum Ratings ... 4
8.2 ESD Ratings ... 4
8.3 Recommended Operating Conditions ... 4
8.4 Thermal Information ... 4
8.5 Regulatory Information ... 4
8.6 IEC Safety Limiting Values ... 5
8.7 IEC 61000-4-5 Ratings ... 5
8.8 Isolation Characteristics ... 5
8.9 Package Characteristics ... 5
8.10 Electrical Characteristics: AMC1305M05 ... 6
8.11 Electrical Characteristics: AMC1305x25 ... 8
8.12 Switching Characteristics ... 10
8.13 Typical Characteristics ... 11
9 Detailed Description ... 18
9.1 Overview ... 18
9.2 Functional Block Diagram ... 18
9.3 Feature Description ... 18
9.4 Device Functional Modes ... 21
10 Application and Implementation ... 22
10.1 Application Information ... 22
10.2 Typical Applications ... 23
11 Power-Supply Recommendations ... 27
12 Layout ... 28
12.1 Layout Guidelines ... 28
12.2 Layout Examples ... 28
13 Device and Documentation Support ... 30
13.1 Device Support ... 30
13.2 Documentation Support ... 31
13.3 Trademarks ... 31
13.4 Electrostatic Discharge Caution ... 31
13.5 Glossary ... 32
14 Mechanical, Packaging, and Orderable Information ... 32

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (October 2014) to Revision C — **Page**

- Changed device status of AMC1305M05 to Production Data ... 1
- Changed document status from Mixed Status to Production Data ... 1
- Updated ESD Ratings table to latest standard ... 4

Changes from Revision A (November 2014) to Revision B — **Page**

- Changed device status of AMC1305M25 to Production Data ... 1

Changes from Original (June 2014) to Revision A — **Page**

- Made changes to product preview data sheet ... 1


Copyright © 2014, Texas Instruments Incorporated

6 Device Comparison Table

PART NUMBER	INPUT VOLTAGE RANGE	DIFFERENTIAL INPUT RESISTANCE	SNR ($sinc^3$ Filter, 78 kSPS)	OUTPUT INTERFACE
AMC1305L25	±250 mV	25 kΩ	82 dB	LVDS
AMC1305M05	±50 mV	5 kΩ	76 dB	CMOS
AMC1305M25	±250 mV	25 kΩ	82 dB	CMOS


7 Pin Configurations and Functions

DW Package
SOIC-16
(Top View)



LVDS Interface Versions (AMC1305L25)

DW Package
SOIC-16
(Top View)



CMOS Interface Versions (AMC1305Mx)

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
AGND	4	—	This pin is internally connected to pin 8 and can be left unconnected or tied to high-side ground
	8	—	High-side ground reference
AINN	3	I	Inverting analog input
AINP	2	I	Noninverting analog input
AVDD	7	—	High-side power supply, 4.5 V to 5.5 V. See the *Power-Supply Recommendations* section for decoupling recommendations.
CLKIN	13	I	Modulator clock input, 5 MHz to 20.1 MHz
CLKIN_N	12	I	AMC1305L25 only: inverted modulator clock input
DGND	9, 16	—	Controller-side ground reference
DOUT	11	O	Modulator data output
DOUT_N	10	O	AMC1305L25 only: inverted modulator data output
DVDD	14	—	Controller-side power supply, 3.0 to 5.5 V
NC	1	—	This pin can be connected to AVDD or can be left unconnected
	5	—	This pin can be left unconnected or tied to AGND only
	6, 10, 12	—	These pins have no internal connection (pins 10 and 12 on the AMC1305Mx only).
	15	—	This pin can be left unconnected or tied to DVDD only

Copyright © 2014, Texas Instruments Incorporated

8 Specifications

8.1 Absolute Maximum Ratings

over the operating ambient temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Supply voltage, AVDD to AGND or DVDD to DGND	–0.3	6.5	V
Analog input voltage at AINP, AINN	AGND – 6	AVDD + 0.5	V
Digital input voltage at CLKIN, CLKIN_N	DGND – 0.3	DVDD + 0.3	V
Input current to any pin except supply pins	–10	10	mA
Maximum virtual junction temperature, T_J		150	°C
Storage temperature, T_{stg}	–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±1000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101(2)	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T_A	Operating ambient temperature range	–40		125	°C
AVDD	High-side (analog) supply voltage	4.5	5.0	5.5	V
DVDD	Controller-side (digital) supply voltage	3.0	3.3	5.5	V

8.4 Thermal Information

THERMAL METRIC(1)		AMC1305x DW (SOIC) 16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	80.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	40.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	45.1	
ψ_{JT}	Junction-to-top characterization parameter	11.9	
ψ_{JB}	Junction-to-board characterization parameter	44.5	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

8.5 Regulatory Information

VDE	UL, cUL
Certified according to DIN V VDE V 0884-10	Recognized under UL1577 component recognition and CSA component acceptance NO 5 programs
File number: 40040142	File number: E181974

Copyright © 2014, Texas Instruments Incorporated

8.6 IEC Safety Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output (I/O) circuitry. A failure of the I/O circuitry can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.
The safety-limiting constraint is the operating virtual junction temperature range specified in the Absolute Maximum Ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determine the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Information table is that of a device installed in the JESD51-3, *Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages* and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_S	Safety input, output, or supply current	θ_{JA} = 80.2°C/W, V_I = 5.5 V, T_J = 150°C, T_A = 25°C			90	mA
T_C	Maximum case temperature				150	°C

8.7 IEC 61000-4-5 Ratings

PARAMETER		TEST CONDITIONS	VALUE	UNIT
V_{IOSM}	Surge immunity	1.2-µs rise time / 50-µs fall time, voltage surge	±10000	V

8.8 Isolation Characteristics

PARAMETER		TEST CONDITIONS	AMC1305	UNIT
V_{IORM}	Maximum working insulation voltage	AC voltage	1000	V_{RMS}
		DC voltage	1500	V_{DC}
$V_{PD(t)}$	Partial discharge test voltage	t = 1 s (100% production test), partial discharge < 5 pC	3977	V_{PEAK}
V_{IOTM}	Transient overvoltage	t = 60 s (qualification test)	7000	V_{PEAK}
		t = 1 s (100% production test)	8400	V_{PEAK}
R_{IO}	Isolation resistance	V_{IO} = 500 V	$>10^9$	Ω

8.9 Package Characteristics(1)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (clearance)	Shortest pin to pin distance through air	8			mm
L(I02)	Minimum external tracking (creepage)	Shortest pin to pin distance across the package surface	8			mm
CTI	Tracking resistance (comparative tracking index)	DIN IEC 60112/VDE 0303 part 1	400			V
	Minimum internal gap (internal clearance)	Distance through the double insulation (2 x 0.0135 mm)	0.027			mm
PD	Pollution degree			2		Degrees
C_{IO}	Barrier capacitance input to output	V_I = 0.8 V_{PP} at 1 MHz		1.2		pF

(1) Apply the creepage and clearance requirements according to the specific equipment isolation standards of a specific application. Care must be taken to maintain the creepage and clearance distance of the board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal according to the measurement techniques illustrated in the *Isolation Glossary* section. Techniques such as inserting grooves or ribs on the PCB are used to help increase these specifications.

Copyright © 2014, Texas Instruments Incorporated

8.10 Electrical Characteristics: AMC1305M05

All minimum and maximum specifications at T_A = –40°C to 125°C, AVDD = 4.5 V to 5.5 V, DVDD = 3.0 V to 5.5 V, AINP = –50 mV to 50 mV, AINN = 0 V, and sinc^3 filter with OSR = 256, unless otherwise noted. Typical values are at T_A = 25°C, CLKIN = 20 MHz, AVDD = 5.0 V, and DVDD = 3.3 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUTS						
$V_{Clipping}$	Maximum differential voltage input range (AINP-AINN)			±62.5		mV
FSR	Specified linear full-scale range (AINP-AINN)		–50		50	mV
V_{CM}	Operating common-mode input range		–0.032		AVDD – 2	V
C_{ID}	Differential input capacitance			2		pF
I_{IB}	Input current	Inputs shorted to AGND	–97	-72	-57	µA
R_{ID}	Differential input resistance			5		kΩ
I_{OS}	Input offset current			±5		nA
CMTI	Common-mode transient immunity		15			kV/µs
CMRR	Common-mode rejection ratio	f_{IN} = 0 Hz, $V_{CM\ min} \le V_{IN} \le V_{CM\ max}$		104		dB
		f_{IN} from 0.1 Hz to 50 kHz, $V_{CM\ min} \le V_{IN} \le V_{CM\ max}$		75		dB
BW	Input bandwidth			800		kHz
DC ACCURACY						
DNL	Differential nonlinearity	Resolution: 16 bits	–0.99		0.99	LSB
INL	Integral nonlinearity(1)	Resolution: 16 bits	–4	±1.5	4	LSB
E_O	Offset error	Initial, at 25°C	–50	±2.5	50	µV
TCE_O	Offset error thermal drift(2)		–1.3		1.3	µV/°C
E_G	Gain error	Initial, at 25°C	–0.3	-0.02	0.3	%
TCE_G	Gain error thermal drift(3)		–40	±20	40	ppm/°C
PSRR	Power-supply rejection ratio	V_{AVDD} from 4.5 to 5.5V, at dc		105		dB
AC ACCURACY						
SNR	Signal-to-noise ratio	f_{IN} = 1 kHz	76	81		dB
SINAD	Signal-to-noise + distortion	f_{IN} = 1 kHz	76	81		dB
THD	Total harmonic distortion	f_{IN} = 1 kHz		-90	–83	dB
SFDR	Spurious-free dynamic range	f_{IN} = 1 kHz	83	92		dB
DIGITAL INPUTS/OUTPUTS						
External Clock						
f_{CLKIN}	Input clock frequency		5	20	20.1	MHz
$Duty_{CLKIN}$	Duty cycle	5 MHz ≤ f_{CLKIN} ≤ 20.1 MHz	40	50	60	%
CMOS Logic Family, CMOS with Schmitt-Trigger						
I_{IN}	Input current	DGND ≤ V_{IN} ≤ DVDD	–1		1	µA
C_{IN}	Input capacitance			5		pF
V_{IH}	High-level input voltage		0.7 × DVDD		DVDD + 0.3	V
V_{IL}	Low-level input voltage		–0.3		0.3 × DVDD	V
C_{LOAD}	Output load capacitance	f_{CLKIN} = 20 MHz		30		pF
V_{OH}	High-level output voltage	I_{OH} = –20 µA	DVDD – 0.1			V
		I_{OH} = –4 mA	DVDD – 0.4			V
V_{OL}	Low-level output voltage	I_{OL} = 20 µA			0.1	V
		I_{OL} = 4 mA			0.4	V

(1) Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as number of LSBs or as a percent of the specified linear full-scale range FSR.

(2) Offset error drift is calculated using the box method as described by the following equation: $$TCE_O = \frac{value_{MAX} - value_{MIN}}{TempRange}$$

(3) Gain error drift is calculated using the box method as described by the following equation: $$TCE_G\,(ppm) = \left(\frac{value_{MAX} - value_{MIN}}{value \times TempRange} \right) \times 10^6$$

Copyright © 2014, Texas Instruments Incorporated

Electrical Characteristics: AMC1305M05 (continued)

All minimum and maximum specifications at T_A = –40°C to 125°C, AVDD = 4.5 V to 5.5 V, DVDD = 3.0 V to 5.5 V, AINP = –50 mV to 50 mV, AINN = 0 V, and sinc^3 filter with OSR = 256, unless otherwise noted. Typical values are at T_A = 25°C, CLKIN = 20 MHz, AVDD = 5.0 V, and DVDD = 3.3 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
AVDD	High-side supply voltage		4.5	5.0	5.5	V
I_{AVDD}	High-side supply current			5.7	7.0	mA
P_{AVDD}	High-side power dissipation			28.5	38.5	mW
DVDD	Controller-side supply voltage		3.0	3.3	5.5	V
I_{DVDD}	Controller-side supply current	3.0 V ≤ DVDD ≤ 3.6 V		2.3	4.0	mA
		4.5 V ≤ DVDD ≤ 5.5 V		3.6	5.5	mA
P_{DVDD}	Controller-side power dissipation	3.0 V ≤ DVDD ≤ 3.6 V		7.6	14.4	mW
		4.5 V ≤ DVDD ≤ 5.5 V		18.0	30.3	mW

Copyright © 2014, Texas Instruments Incorporated

8.11 Electrical Characteristics: AMC1305x25

All minimum and maximum specifications at T_A = –40°C to 125°C, AVDD = 4.5 V to 5.5 V, DVDD = 3.0 V to 5.5 V, AINP = –250 mV to 250 mV, AINN = 0 V, and sinc^3 filter with OSR = 256, unless otherwise noted. Typical values are at T_A = 25°C, CLKIN = 20 MHz, AVDD = 5.0 V, and DVDD = 3.3 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUTS						
$V_{Clipping}$	Maximum differential voltage input range (AINP-AINN)			±312.5		mV
FSR	Specified linear full-scale range (AINP-AINN)		–250		250	mV
V_{CM}	Operating common-mode input range		–0.16		AVDD – 2	V
C_{ID}	Differential input capacitance			1		pF
I_{IB}	Input current	Inputs shorted to AGND	–82	–60	–48	µA
R_{ID}	Differential input resistance			25		kΩ
I_{OS}	Input offset current			±5		nA
CMTI	Common-mode transient immunity		15			kV/µs
CMRR	Common-mode rejection ratio	f_{IN} = 0 Hz, $V_{CM\ min} \le V_{IN} \le V_{CM\ max}$		95		dB
		f_{IN} from 0.1 Hz to 50 kHz, $V_{CM\ min} \le V_{IN} \le V_{CM\ max}$		76		dB
BW	Input bandwidth			1000		kHz
DC ACCURACY						
DNL	Differential nonlinearity	Resolution: 16 bits	–0.99		0.99	LSB
INL	Integral nonlinearity(1)	Resolution: 16 bits	–4	±1.5	4	LSB
E_O	Offset error	Initial, at 25°C	–150	±40	150	µV
TCE_O	Offset error thermal drift(2)		–1.3		1.3	µV/°C
E_G	Gain error	Initial, at 25°C	–0.3	–0.02	0.3	%FS
TCE_G	Gain error thermal drift(3)		–40	±20	40	ppm/°C
PSRR	Power-supply rejection ratio	V_{AVDD} from 4.5 V to 5.5 V, at dc		90		dB
AC ACCURACY						
SNR	Signal-to-noise ratio	f_{IN} = 1 kHz	82	85		dB
SINAD	Signal-to-noise + distortion	f_{IN} = 1 kHz	80	84		dB
THD	Total harmonic distortion	f_{IN} = 1 kHz		–90	–83	dB
SFDR	Spurious-free dynamic range	f_{IN} = 1 kHz	83	92		dB
DIGITAL INPUTS/OUTPUTS						
External Clock						
f_{CLKIN}	Input clock frequency		5	20	20.1	MHz
$Duty_{CLKIN}$	Duty cycle	5 MHz ≤ f_{CLKIN} ≤ 20.1 MHz	40%	50%	60%	
CMOS Logic Family (AMC1305M25), CMOS with Schmitt-Trigger						
I_{IN}	Input current	DGND ≤ V_{IN} ≤ DVDD	–1		1	µA
C_{IN}	Input capacitance			5		pF
V_{IH}	High-level input voltage		0.7 × DVDD		DVDD + 0.3	V
V_{IL}	Low-level input voltage		–0.3		0.3 × DVDD	V
C_{LOAD}	Output load capacitance	f_{CLKIN} = 20 MHz		30		pF
V_{OH}	High-level output voltage	I_{OH} = –20 µA	DVDD – 0.1			V
		I_{OH} = –4 mA	DVDD – 0.4			V
V_{OL}	Low-level output voltage	I_{OL} = 20 µA			0.1	V
		I_{OL} = 4 mA			0.4	V

(1) Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as the number of LSBs or as a percent of the specified linear full-scale range FSR.

(2) Offset error drift is calculated using the box method as described by the following equation: $$TCE_O = \frac{value_{MAX} - value_{MIN}}{TempRange}$$

(3) Gain error drift is calculated using the box method as described by the following equation: $$TCE_G\,(ppm) = \left(\frac{value_{MAX} - value_{MIN}}{value \times TempRange}\right) \times 10^6$$

Copyright © 2014, Texas Instruments Incorporated

Electrical Characteristics: AMC1305x25 (continued)

All minimum and maximum specifications at T_A = –40°C to 125°C, AVDD = 4.5 V to 5.5 V, DVDD = 3.0 V to 5.5 V, AINP = –250 mV to 250 mV, AINN = 0 V, and sinc^3 filter with OSR = 256, unless otherwise noted. Typical values are at T_A = 25°C, CLKIN = 20 MHz, AVDD = 5.0 V, and DVDD = 3.3 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LVDS Logic Family (AMC1305L25)						
V_{OD}	Differential output voltage	R_{LOAD} = 100 Ω	250	350	450	mV
V_{OCM}	Output common-mode voltage		1.125	1.23	1.375	V
I_S	Output short-circuit current				24	mA
V_{ICM}	Input common-mode voltage	V_{ID} = 100 mV	0.05	1.25	3.25	V
V_{ID}	Differential input voltage		100	350	600	mV
I_{IN}	Input current	DGND ≤ V_{IN} ≤ 3.3 V	–24	0	20	µA
POWER SUPPLY						
AVDD	High-side supply voltage		4.5	5.0	5.5	V
I_{AVDD}	High-side supply current			5.7	7.0	mA
P_{AVDD}	High-side power dissipation			28.5	38.5	mW
DVDD	Controller-side supply voltage		3.0	3.3	5.5	V
I_{DVDD}	Controller-side supply current	AMC1305L25, R_{LOAD} = 100 Ω		6.3	10.0	mA
		AMC1305M25, 3.0 ≤ DVDD ≤ 3.3 V, C_{LOAD} = 5 pF		2.3	4.0	mA
		AMC1305M25, 4.5 ≤ DVDD ≤ 5.5 V, C_{LOAD} = 5 pF		3.6	5.5	mA
P_{DVDD}	Controller-side power dissipation	AMC1305L25, R_{LOAD} = 100 Ω		20.8	55.0	mW
		AMC1305M25, 3.0 ≤ DVDD ≤ 3.3 V, C_{LOAD} = 5 pF		7.6	14.4	mW
		AMC1305M25, 4.5 ≤ DVDD ≤ 5.5 V, C_{LOAD} = 5 pF		18.0	30.3	mW

Copyright © 2014, Texas Instruments Incorporated

8.12 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
t_{CLK}	CLKIN, CLKIN_N clock period	49.75	50	200	ns
t_{HIGH}	CLKIN, CLKIN_N clock high time	19.9	25	120	ns
t_{LOW}	CLKIN, CLKIN_N clock low time	19.9	25	120	ns
t_D	Falling edge of CLKIN, CLKIN_N to DOUT, DOUT_N valid delay, C_{LOAD} = 5 pF	0		15	ns
t_{ISTART}	Interface startup time (DVDD at 3.0 V min to DOUT, DOUT_N valid with AVDD ≥ 4.5 V)	32		32	CLKIN cycles
t_{ASTART}	Analog startup time (AVDD step up to 4.5 V with DVDD ≥ 3.0 V)		1		ms




Figure 1. Digital Interface Timing




Figure 2. Digital Interface Startup Timing

Copyright © 2014, Texas Instruments Incorporated

8.13 Typical Characteristics

At T_A = 25°C, AVDD = 5.0 V, DVDD = 3.3 V, AINP = –250 mV to 250 mV, AINN = 0 V, f_{CLKIN} = 20 MHz, and $sinc^3$ filter with OSR = 256, unless otherwise noted.




Figure 3. Input Current vs Input Common-Mode Voltage




Figure 4. Common-Mode Rejection Ratio vs Input Signal Frequency




Figure 5. Integral Nonlinearity vs Input Signal Amplitude




Figure 6. Integral Nonlinearity vs Temperature




Figure 7. Offset Error vs High-Side Supply Voltage




Figure 8. Offset Error vs High-Side Supply Voltage

Typical Characteristics (continued)

At T_A = 25°C, AVDD = 5.0 V, DVDD = 3.3 V, AINP = –250 mV to 250 mV, AINN = 0 V, f_{CLKIN} = 20 MHz, and $sinc^3$ filter with OSR = 256, unless otherwise noted.




Figure 9. Offset Error vs Temperature




Figure 10. Offset Error vs Temperature




Figure 11. Offset Error vs Clock Frequency




Figure 12. Gain Error vs High-Side Supply Voltage




Figure 13. Gain Error vs Temperature




Figure 14. Gain Error vs Clock Frequency

Copyright © 2014, Texas Instruments Incorporated

Typical Characteristics (continued)

At T_A = 25°C, AVDD = 5.0 V, DVDD = 3.3 V, AINP = –250 mV to 250 mV, AINN = 0 V, f_{CLKIN} = 20 MHz, and $sinc^3$ filter with OSR = 256, unless otherwise noted.




Figure 15. Power-Supply Rejection Ratio vs Ripple Frequency




Figure 16. SNR and SINAD vs High-Side Supply Voltage




Figure 17. SNR and SINAD vs Temperature




Figure 18. SNR and SINAD vs Clock Frequency




Figure 19. SNR and SINAD vs Input Signal Frequency




Figure 20. SNR and SINAD vs Input Signal Amplitude

Typical Characteristics (continued)

At T_A = 25°C, AVDD = 5.0 V, DVDD = 3.3 V, AINP = –250 mV to 250 mV, AINN = 0 V, f_{CLKIN} = 20 MHz, and $sinc^3$ filter with OSR = 256, unless otherwise noted.




Figure 21. SNR and SINAD vs Input Signal Amplitude




Figure 22. Total Harmonic Distortion vs High-Side Supply Voltage




Figure 23. Total Harmonic Distortion vs Temperature




Figure 24. Total Harmonic Distortion vs Clock Frequency




Figure 25. Total Harmonic Distortion vs Input Signal Frequency




Figure 26. Total Harmonic Distortion vs Input Signal Amplitude

Copyright © 2014, Texas Instruments Incorporated

Typical Characteristics (continued)

At T_A = 25°C, AVDD = 5.0 V, DVDD = 3.3 V, AINP = –250 mV to 250 mV, AINN = 0 V, f_{CLKIN} = 20 MHz, and $sinc^3$ filter with OSR = 256, unless otherwise noted.




Figure 27. Total Harmonic Distortion vs Input Signal Amplitude




Figure 28. Spurious-Free Dynamic Range vs High-Side Supply Voltage




Figure 29. Spurious-Free Dynamic Range vs Temperature




Figure 30. Spurious-Free Dynamic Range vs Clock Frequency




Figure 31. Spurious-Free Dynamic Range vs Input Signal Frequency





Figure 32. Spurious-Free Dynamic Range vs Input Signal Amplitude


Typical Characteristics (continued)

At T_A = 25°C, AVDD = 5.0 V, DVDD = 3.3 V, AINP = –250 mV to 250 mV, AINN = 0 V, f_{CLKIN} = 20 MHz, and $sinc^3$ filter with OSR = 256, unless otherwise noted.




AMC1305M05

Figure 33. Spurious-Free Dynamic Range vs Input Signal Amplitude




AMC1305x25, 4096-point FFT, V_{IN} = 500 mV_{PP}

Figure 34. Frequency Spectrum with 1-kHz Input Signal




AMC1305x25, 4096-point FFT, V_{IN} = 500 mV_{PP}

Figure 35. Frequency Spectrum with 5-kHz Input Signal



AMC1305M05, 4096-point FFT, V_{IN} = 500 mV_{PP}

Figure 36. Frequency Spectrum with 1-kHz Input Signal



AMC1305M05, 4096-point FFT, V_{IN} = 500 mV_{PP}

Figure 37. Frequency Spectrum with 5-kHz Input Signal




Figure 38. High-Side Supply Current vs High-Side Supply Voltage

Copyright © 2014, Texas Instruments Incorporated

Typical Characteristics (continued)

At T_A = 25°C, AVDD = 5.0 V, DVDD = 3.3 V, AINP = –250 mV to 250 mV, AINN = 0 V, f_{CLKIN} = 20 MHz, and $sinc^3$ filter with OSR = 256, unless otherwise noted.




Figure 39. High-Side Supply Current vs Temperature




Figure 40. High-Side Supply Current vs Clock Frequency




Figure 41. Controller-Side Supply Current vs Controller-Side Supply Voltage (3.3 V, nom)




Figure 42. Controller-Side Supply Current vs Controller-Side Supply Voltage (5 V, nom)




Figure 43. Controller-Side Supply Current vs Temperature




Figure 44. Controller-Side Supply Current vs Clock Frequency


9 Detailed Description

9.1 Overview

The differential analog input (AINP and AINN) of the AMC1305 is a fully-differential amplifier feeding the switched-capacitor input of a second-order delta-sigma (ΔΣ) modulator stage that digitizes the input signal into a 1-bit output stream. The isolated data output (DOUT) of the converter provides a stream of digital ones and zeros synchronous to the eternally-provided clock source at the CLKIN pin with a frequency in the range of 5 MHz to 20.1 MHz. The time average of this serial bit-stream output is proportional to the analog input voltage.

The *Functional Block Diagram* section shows a detailed block diagram of the AMC1305. The analog input range is tailored to directly accommodate a voltage drop across a shunt resistor used for current sensing. The SiO_2-based capacitive isolation barrier supports a high level of magnetic field immunity as described in the application report *ISO72x Digital Isolator Magnetic-Field Immunity* (SLLA181A), available for download at www.ti.com. The external clock input simplifies the synchronization of multiple current-sense channels on the system level. The extended frequency range of up to 20 MHz supports higher performance levels compared to other solutions available on the market.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Analog Input

The AMC1305 incorporates front-end circuitry that contains a differential amplifier and sampling stage, followed by a ΔΣ modulator. The gain of the differential amplifier is set by internal precision resistors to a factor of 4 for devices with a specified input voltage range of ±250 mV (for the AMC1305x25), or to a factor of 20 for devices with a ±50-mV input voltage range (for the AMC1305M05), resulting in a differential input impedance of 5 kΩ (for the AMC1305M05) or 25 kΩ (for the AMC1305x25).

Consider the input impedance of the AMC1305 in designs with high-impedance signal sources that can cause degradation of gain and offset specifications. The importance of this effect, however, depends on the desired system performance. Additionally, the input bias current caused by the internal common-mode voltage at the output of the differential amplifier causes an offset that depends on the actual amplitude of the input signal. See the *Isolated Voltage Sensing* section for more details on reducing these effects.

There are two restrictions on the analog input signals (AINP and AINN). First, if the input voltage exceeds the range of AGND – 6 V to AVDD + 0.5 V, the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) protection diodes turn on. In addition, the linearity and noise performance of the device are ensured only when the differential analog input voltage remains within the specified linear full-scale range (FSR), that is ±250 mV (for the AMC1305x25) or ±50 mV (for the AMC1305M05), and within the specified input common-mode range.

Copyright © 2014, Texas Instruments Incorporated

Feature Description (continued)

9.3.2 Modulator

The modulator implemented in the AMC1305 is a second-order, switched-capacitor, feed-forward ΔΣ modulator, such as the one conceptualized in Figure 45. The analog input voltage V_{IN} and the output X_5 of the 1-bit digital-to-analog converter (DAC) are differentiated, providing an analog voltage V_1 at the input of the first integrator stage. The output of the first integrator feeds the input of the second integrator stage, resulting in output voltage V_3 that is differentiated with the input signal V_{IN} and the output of the first integrator X_2. Depending on the polarity of the resulting voltage V_4, the output of the comparator is changed. In this case, the 1-bit DAC responds on the next clock pulse by changing its analog output voltage V_5, causing the integrators to progress in the opposite direction while forcing the value of the integrator output to track the average value of the input.




Figure 45. Block Diagram of a Second-Order Modulator

The modulator shifts the quantization noise to high frequencies, as shown in Figure 46. Therefore, use a low-pass digital filter at the output of the device to increase overall performance. This filter is also used to convert from the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation). TI's microcontroller family TMS320F2837x offers a suitable programmable, hardwired filter structure termed a *sigma-delta filter module* (SDFM) optimized for usage with the AMC1305 family. Also, SD24_B converters on the MSP430F677x microcontrollers offer a path to directly access the integrated sinc-filters, thus offering a system-level solution for multichannel isolated current sensing. An additional option is to use a suitable application-specific device (such as the AMC1210, a four-channel digital sinc-filter). Alternatively, a field-programmable gate array (FPGA) can be used to implement the filter.




Figure 46. Quantization Noise Shaping

Feature Description (continued)

9.3.3 Digital Output

A differential input signal of 0 V ideally produces a stream of ones and zeros that are high 50% of the time. A differential input of 250 mV (for the AMC1305x25) or 50 mV (for the AMC1305M05) produces a stream of ones and zeros that are high 90% of the time. A differential input of –250 mV (–50 mV for the AMC1305M05) produces a stream of ones and zeros that are high 10% of the time. These input voltages are also the specified linear ranges of the different AMC1305 versions with performance as specified in this document. If the input voltage value exceeds these ranges, the output of the modulator shows non-linear behavior while the quantization noise increases. The output of the modulator would clip with a stream of only zeros with an input less than or equal to –312.5 mV (–62.5 mV for the AMC1305M05) or with a stream of only ones with an input greater than or equal to 312.5 mV (62.5 mV for the AMC1305M05). In this case, however, the AMC1305 generates a single 1 (if the input is at negative full-scale) or 0 every 128 clock cycles to indicate proper device function (see the *Fail-Safe Output* section for more details). The input voltage versus the output modulator signal is shown in Figure 47.

The density of ones in the output bit-stream for any input voltage value (with the exception of a full-scale input signal as described in *Output Behavior in Case of Full-Scale Input*) can be calculated using Equation 1:

$$\frac{V_{IN} + V_{Clipping}}{2 * V_{Clipping}} \quad (1)$$

The AMC1305 system clock is typically 20 MHz and is provided externally at the CLKIN pin. Data are synchronously provided at 20 MHz at the DOUT pin. Data change at the CLKIN falling edge. For more details, see the *Switching Characteristics* table.




Figure 47. Analog Input versus AMC1305 Modulator Output

Copyright © 2014, Texas Instruments Incorporated

9.4 Device Functional Modes

9.4.1 Fail-Safe Output

In the case of a missing high-side supply voltage (AVDD), the output of a ΔΣ modulator is not defined and could cause a system malfunction. In systems with high safety requirements, this behavior is not acceptable. Therefore, the AMC1305 implements a fail-safe output function that ensures the device maintains its output level in case of a missing AVDD, as shown in Figure 48.




Figure 48. Fail-Safe Output of the AMC1305

9.4.2 Output Behavior in Case of Full-Scale Input

If a full-scale input signal is applied to the AMC1305 (that is, $V_{IN} \geq V_{Clipping}$), the device generates a single one or zero every 128 bits at DOUT, depending on the actual polarity of the signal being sensed, as shown in Figure 49. In this way, differentiating between a missing AVDD and a full-scale input signal is possible on the system level.




Figure 49. Overrange Output of the AMC1305

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Digital Filter Usage

The modulator generates a bit stream that is processed by a digital filter to obtain a digital word similar to a conversion result of a conventional analog-to-digital converter (ADC). A very simple filter, built with minimal effort and hardware, is a sinc^3-type filter, as shown in Equation 2:

$$H(z) = \left(\frac{1 - z^{-OSR}}{1 - z^{-1}} \right)^3 \quad (2)$$

This filter provides the best output performance at the lowest hardware size (count of digital gates) for a second-order modulator. All the characterization in this document is also done with a sinc^3 filter with an over-sampling ratio (OSR) of 256 and an output word width of 16 bits.

The effective number of bits (ENOB) is often used to compare the performance of ADCs and ΔΣ modulators. Figure 50 illustrates the ENOB of the AMC1305 with different oversampling ratios. In this document, this number is calculated from the SNR by using Equation 3:

$$SNR = 1.76dB + 6.02dB * ENOB \quad (3)$$




Figure 50. Measured Effective Number of Bits versus Oversampling Ratio

An example code for an implementation of a sinc^3 filter in an FPGA, see the application note *Combining ADS1202 with FPGA Digital Filter for Current Measurement in Motor Control Applications* (SBAA094), available for download at www.ti.com.

Copyright © 2014, Texas Instruments Incorporated

10.2 Typical Applications

10.2.1 Frequency Inverter Application

Because to their high ac and dc performance, isolated ΔΣ modulators are being widely used in new generation frequency inverter designs. Frequency inverters are critical parts of industrial motor drives, photovoltaic inverters (string and central inverters), uninterruptible power supplies (UPS), electrical and hybrid electrical vehicles, and other industrial applications. The input structure of the AMC1305 is optimized for use with low-impedance shunt resistors and is therefore tailored for isolated current sensing using shunts.




Figure 51. The AMC1305 in a Frequency Inverter Application

10.2.1.1 Design Requirements

A typical operation of the device in a frequency inverter application is shown in Figure 51. When the inverter stage is part of a motor drive system, measurement of the motor phase current is done via the shunt resistors (R_{SHUNT}). Depending on the system design, either all three or only two phase currents are sensed.

In this example, an additional fourth AMC1305 is used to support isolated voltage sensing of the dc link. This high voltage is reduced using a high-impedance resistive divider before being sensed by the device across a smaller resistor. The value of this resistor can degrade the performance of the measurement, as described in the *Isolated Voltage Sensing* section.

10.2.1.2 Detailed Design Procedure

The usually recommended RC filter in front of a ΔΣ modulator to improve signal-to-noise performance of the signal path, is not required for the AMC1305. By design, the input bandwidth of the analog front-end of the device is limited to 1 MHz.

For modulator output bit-stream filtering, a device from TI's TMS320F2837x family of dual-core MCUs is recommended. This family supports up to eight channels of dedicated hardwired filter structures that significantly simplify system level design by offering two filtering paths per channel: one providing high accuracy results for the control loop and one fast response path for overcurrent detection.

Copyright © 2014, Texas Instruments Incorporated

Typical Applications (continued)

10.2.1.3 Application Curve

In motor control applications, a very fast response time for overcurrent detection is required. The time for fully settling the filter in case of a step-signal at the input of the modulator depends on its order; that is, a $sinc^3$ filter requires three data updates for full settling (with $f_{DATA} = f_{CLK} / OSR$). Therefore, for overcurrent protection, filter types other than $sinc^3$ can be a better choice; an alternative is the $sinc^2$ filter. Figure 52 compares the settling times of different filter orders.




Figure 52. Measured Effective Number of Bits versus Settling Time

The delay time of the sinc filter with a continuous signal is half of its settling time.

Copyright © 2014, Texas Instruments Incorporated

Typical Applications (continued)

10.2.2 Isolated Voltage Sensing

The AMC1305 is optimized for usage in current-sensing applications using low-impedance shunts. However, the device can also be used in isolated voltage-sensing applications if the impact of the (usually higher) impedance of the resistor used in this case is considered.




Figure 53. Using AMC1305 for Isolated Voltage Sensing

10.2.2.1 Design Requirements

Figure 53 shows a simplified circuit typically used in high-voltage sensing applications. The high impedance resistors (R1 and R2) are used as voltage dividers and dominate the current value definition. The resistance of the sensing resistor R3 is chosen to meet the input voltage range of the AMC1305. This resistor and the differential input impedance of the device (the AMC1305x25 is 25 kΩ, the AMC1305M05 is 5 kΩ) also create a voltage divider that results in an additional gain error. With the assumption of R1, R2, and R_{IN} having a considerably higher value than R3, the resulting total gain error can be estimated using Equation 4, with E_G being the gain error of the AMC1305.

$$\left|E_{Gtot}\right| = \left|E_G\right| + \frac{R_3}{R_{IN}} \tag{4}$$

This gain error can be easily minimized during the initial system level gain calibration procedure.

10.2.2.2 Detailed Design Procedure

As indicated in Figure 53, the output of the integrated differential amplifier is internally biased to a common-mode voltage of 2 V. This voltage results in a bias current I_{IB} through the resistive network R4 and R5 (or R4' and R5') used for setting the gain of the amplifier. The value range of this current is specified in the Electrical Characteristics table. This bias current generates additional offset error that depends on the value of the resistor R3. Because the value of this bias current depends on the actual common-mode amplitude of the input signal (as shown in Figure 54), the initial system offset calibration does not minimize its effect. Therefore, in systems with high accuracy requirements TI recommends using a series resistor at the negative input (AINN) of the AMC1305 with a value equal to the shunt resistor R3 (that is R3' = R3 in Figure 53) to eliminate the effect of the bias current.

Copyright © 2014, Texas Instruments Incorporated

Typical Applications (continued)

This additional series resistor (R3') influences the gain error of the circuit. The effect can be calculated using Equation 5 with R5 = R5' = 50 kΩ and R4 = R4' = 2.5 kΩ (for the AMC1305M05) or 12.5 kΩ (for the AMC1305x25).

$$E_G(\%) = \left(1 - \frac{R4}{R4'+R3'}\right) * 100\% \quad (5)$$

10.2.2.3 Application Curve

Figure 54 shows the dependency of the input bias current on the common-mode voltage at the input of the AMC1305.




Figure 54. Input Current vs. Input Common-Mode Voltage

Copyright © 2014, Texas Instruments Incorporated

11 Power-Supply Recommendations

In a typical frequency inverter application, the high-side power supply (AVDD) for the device is derived from the floating power supply of the upper gate driver. For lowest cost, a Zener diode can be used to limit the voltage to 5 V ±10%. Alternatively a low-cost low-drop regulator (LDO), for example the LM317-N, can be used to minimize noise on the power supply. A low-ESR decoupling capacitor of 0.1 µF is recommended for filtering this power-supply path. Place this capacitor (C_2 in Figure 55) as close as possible to the AVDD pin of the AMC1305 for best performance. If better filtering is required, an additional 10-µF capacitor can be used. The floating ground reference (AGND) is derived from the end of the shunt resistor, which is connected to the negative input (AINN) of the device. If a four-pin shunt is used, the device inputs are connected to the inner leads, while AGND is connected to one of the outer leads of the shunt.

For decoupling of the digital power supply on controller side, TI recommends using a 0.1-µF capacitor assembled as close to the DVDD pin of the AMC1305 as possible, followed by an additional capacitor in the range of 1 µF to 10 µF.




Figure 55. Zener-Diode-Based High-Side Power Supply

12 Layout

12.1 Layout Guidelines

A layout recommendation showing the critical placement of the decoupling capacitors (as close as possible to the AMC1305) and placement of the other components required by the device is shown in Figure 56.

For the AMC1305L25 version, place the 100-Ω termination resistor as close as possible to the CLKIN, CLKIN_N inputs of the device to achieve highest signal integrity. If not integrated, an additional termination resistor is required as close as possible to the LVDS data inputs of the MCU or filter device; see Figure 57.

12.2 Layout Examples




Figure 56. Recommended Layout of the AMC1305Mx

Copyright © 2014, Texas Instruments Incorporated

Layout Examples (continued)




Figure 57. Recommended Layout of the AMC1305L25


13 Device and Documentation Support

13.1 Device Support


13.1.1 Device Nomenclature

13.1.1.1 Isolation Glossary

Creepage Distance: The shortest path between two conductive input to output leads measured along the surface of the insulation. The shortest distance path is found around the end of the package body.



Clearance: The shortest distance between two conductive input to output leads measured through air (line of sight).



Input-to-Output Barrier Capacitance: The total capacitance between all input pins connected together, and all output pins connected together.

Input-to-Output Barrier Resistance: The total resistance between all input pins connected together, and all output pins connected together.

Primary Circuit: An internal circuit directly connected to an external supply mains or other equivalent source that supplies the primary circuit electric power.

Secondary Circuit: A circuit with no direct connection to primary power that derives its power from a separate isolated source.

Comparative Tracking Index (CTI): CTI is an index used for electrical insulating materials. It is defined as the numerical value of the voltage that causes failure by tracking during standard testing. Tracking is the process that produces a partially conducting path of localized deterioration on or through the surface of an insulating material as a result of the action of electric discharges on or close to an insulation surface. The higher CTI value of the insulating material, the smaller the minimum creepage distance.

Generally, insulation breakdown occurs either through the material, over its surface, or both. Surface failure may arise from flashover or from the progressive degradation of the insulation surface by small localized sparks. Such sparks are the result of the breaking of a surface film of conducting contaminant on the insulation. The resulting break in the leakage current produces an overvoltage at the site of the discontinuity, and an electric spark is generated. These sparks often cause carbonization on insulation material and lead to a carbon track between points of different potential. This process is known as tracking.

Copyright © 2014, Texas Instruments Incorporated

Device Support (continued)

13.1.1.1.1 Insulation:

Operational insulation—Insulation needed for the correct operation of the equipment.

Basic insulation—Insulation to provide basic protection against electric shock.

Supplementary insulation—Independent insulation applied in addition to basic insulation in order to ensure protection against electric shock in the event of a failure of the basic insulation.

Double insulation—Insulation comprising both basic and supplementary insulation.

Reinforced insulation—A single insulation system that provides a degree of protection against electric shock equivalent to double insulation.

13.1.1.1.2 Pollution Degree:

Pollution Degree 1—No pollution, or only dry, nonconductive pollution occurs. The pollution has no influence on device performance.

Pollution Degree 2—Normally, only nonconductive pollution occurs. However, a temporary conductivity caused by condensation is to be expected.

Pollution Degree 3—Conductive pollution, or dry nonconductive pollution that becomes conductive because of condensation, occurs. Condensation is to be expected.

Pollution Degree 4—Continuous conductivity occurs as a result of conductive dust, rain, or other wet conditions.

13.2 Documentation Support

13.2.1 Related Documentation

- Application Report *ISO72x Digital Isolator Magnetic-Field Immunity*, SLLA181A
- Application Note *Combining ADS1202 with FPGA Digital Filter for Current Measurement in Motor Control Applications*, SBAA094
- LM317-N Data Sheet, SNVS774
- TMS320F2837x Data Sheet, SPRS880
- MSP430F677x Data Sheet, SLAS768
- AMC1210 Data Sheet, SBAS372

13.2.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
AMC1305L25	Click here	Click here	Click here	Click here	Click here
AMC1305M05	Click here	Click here	Click here	Click here	Click here
AMC1305M25	Click here	Click here	Click here	Click here	Click here

13.3 Trademarks

All trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Copyright © 2014, Texas Instruments Incorporated

13.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2014, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AMC1305L25DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1305L25	Samples
AMC1305L25DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1305L25	Samples
AMC1305M05DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1305M05	Samples
AMC1305M05DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1305M05	Samples
AMC1305M25DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1305M25	Samples
AMC1305M25DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1305M25	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1305L25DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
AMC1305M05DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
AMC1305M25DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC1305L25DWR	SOIC	DW	16	2000	367.0	367.0	38.0
AMC1305M05DWR	SOIC	DW	16	2000	367.0	367.0	38.0
AMC1305M25DWR	SOIC	DW	16	2000	367.0	367.0	38.0

DW (R–PDSO–G16) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
D. Falls within JEDEC MS–013 variation AA.

DW (R-PDSO-G16) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Refer to IPC7351 for alternate board design.
D. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
E. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
F. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have ***not*** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		**Applications**	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated