

Description

**Description**

The M16C/6NT group of single-chip microcomputers are built using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 100-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. They also feature a built-in multiplier and DMAC, making them ideal for controlling office, communications, industrial equipment, and other high-speed processing applications.

Being equipped with two CAN (Controller Area Network) modules, the microcomputer is suited to drive automotive and industrial control systems. The CAN modules comply with the 2.0B specification.

**Features**

- Memory capacity ..... ROM 128K/256K bytes  
RAM 5K/10K bytes
- Shortest instruction execution time ..... 62.5 ns (f(XIN) = 16MHz, 1/1 prescaler, without software wait)  
100 ns (f(XIN) = 20MHz, 1/2 prescaler, without software wait)
- Supply voltage ..... 4.2 to 5.5V (f(XIN) = 16MHz, 1/1 prescaler, without software wait)  
4.2 to 5.5V (f(XIN) = 20MHz, 1/2 prescaler, without software wait)
- Low power consumption ..... TBD (f(XIN) = 16MHz, 1/1 prescaler, without software wait)  
TBD (f(XIN) = 20MHz, 1/2 prescaler, without software wait)
- Interrupts ..... 29 internal and 9 external interrupt sources, 4 software interrupt sources; 7 priority levels (including key input interrupt)
- Multifunction 16-bit timer ..... 5 output timers + 6 input timers
- Serial I/O ..... 4 channels (3 for UART or clock synchronous, 1 for clock synchronous)
- DMAC ..... 2 channels (trigger: 23 sources)
- CAN module ..... 2 channels, 2.0B active
- A-D converter ..... 10 bits X 26 analog inputs
- D-A converter ..... 8 bits X 2 analog outputs
- CRC calculation circuit ..... 1 circuit
- Watchdog timer ..... 1 15-bit timer
- Programmable I/O ..... 87 lines
- Input port ..... 1 line (P85 shared with  $\overline{\text{NMI}}$  pin)
- Chip select output ..... 4 lines
- Memory expansion ..... Available (to a maximum of 1M bytes)
- Clock generating circuit ..... 2 built-in clock generation circuits  
(built-in feedback resistor, and external ceramic or quartz oscillator)

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

**Applications**

Automotive and industrial control systems

-----Table of Contents-----

Description .....	1	- SIO3 .....	141
Memory .....	9	A-D Converter .....	144
Central Processing Unit (CPU) .....	18	D-A Converter .....	154
Processor Mode .....	21	CRC Calculation Circuit .....	156
Protection .....	32	CAN module .....	158
Reset .....	33	Programmable I/O Ports .....	178
Clock Generating Circuit .....	38	Usage Precaution .....	188
Interrupts .....	52	Electrical Characteristics (Vcc = 5 V) .....	190
DMAC .....	72	Flash Memory Description .....	206
WDT .....	79	CPU Rewrite Mode .....	209
Timer .....	81	Parallel I/O Mode .....	224
Serial I/O .....	111	Standard Serial I/O Mode .....	239
- UART0-2 .....	127		

Description

**Pin Configuration**

Figure 1-1 shows the pin configuration (top view).




Figure 1-1. Pin configuration (top view)

Description

Block Diagram

Figure 1-2 is a block diagram of the M16C/6N group.




Figure 1-2. Block diagram of M16C/6N group

## Description

## Performance Outline

Table 1-1 is a performance outline of the M16C/6N group.

**Table 1-1. Performance outline of M16C/6N group**

Item		Performance
Number of basic instructions		91 instructions
Shortest instruction execution time		62.5 ns ( $f(X_{IN}) = 16\text{MHz}$ , $1/1$ prescaler, without software wait) 100ns ( $f(X_{IN}) = 20\text{MHz}$ , $1/2$ prescaler, without software wait)
Memory capacity	ROM	128K to 256K byte
	RAM	5K to 10K byte
I/O ports	P0 to P10 (except P85)	8 bit x 10, 7 bit x 1
Input port	P85	1 bit x 1
Multifunction timer	TA0, TA1, TA2, TA3, TA4	16 bit x 5
	TB0, TB1, TB2, TB3, TB4, TB5	16 bit x 6
Serial I/O	UART0, UART1, UART2	(UART or clock synchronous) x 3
	SI/O3	Clock synchronous
A-D converter		10 bits x (8 + 8 + 8 + 2) inputs
D-A converter		8 bits x 2 channels
CRC calculation circuit		CRC-CCITT
DMAC		2 channels (trigger: 23 sources)
CAN module		2 channels, 2.0B active
Watchdog timer		15 bits x 1 (with prescaler)
Interrupt		29 internal and 9 external sources, 4 software sources, 7 priority levels
Clock generating circuit		2 built-in clock generation circuits (built-in feedback resistor, and external ceramic or quartz oscillator)
Supply voltage		4.2 to 5.5V ( $f(X_{IN}) = 16\text{MHz}$ , $1/1$ prescaler, without software wait) 4.2 to 5.5V ( $f(X_{IN}) = 20\text{MHz}$ , $1/2$ prescaler, without software wait)
Power consumption		TBD ( $f(X_{IN}) = 16\text{MHz}$ , $1/1$ prescaler, without software wait) TBD ( $f(X_{IN}) = 20\text{MHz}$ , $1/2$ prescaler, without software wait)
I/O characteristics	I/O withstand voltage	5V
	Output current	5mA
Operating ambient temperature		-40 to 85°C
Device configuration		CMOS high performance silicon gate
Package		100-pin plastic mold QFP

Description




Figure 1-3. ROM expansion

Table 1-2. M16C/6N group

Apr. 1998

Type No	ROM size	RAM size	Package type	Remarks
M306N0MCT-XXXFP	128K byte	5K byte	100P6S-A	Mask ROM version
M306N0FGTFP	256K byte	10K byte	100P6S-A	Flash 5V version

Description




Figure 1-4. Type No., memory size, and package

## Pin Description

Table 1-3. Pin Description of M16C/6N group (1)

Pin name	Signal name	I/O type	Function
Vcc, Vss	Power supply input		Supply 4.0 to 5.5 V to the Vcc pin. Supply 0 V to the Vss pin.
CNVss	CNVss	Input	This pin switches between processor modes. Connect it to the Vss pin to operate in single-chip or memory expansion mode. Connect it to the Vcc pin to operate in microprocessor mode.
$\overline{\text{RESET}}$	Reset input	Input	A "L" on this input resets the microcomputer.
XIN XOUT	Clock input Clock output	Input Output	These pins are provided for the main clock generating circuit. Connect a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
BYTE	External data bus width select input	Input	This pin selects the width of an external data bus. A 16-bit width is selected when this input is "L"; an 8-bit width is selected when this input is "H". This input must be fixed to either "H" or "L". When operating in single-chip mode, connect this pin to Vss.
AVcc	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to VCC.
AVss	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to Vss.
VREF	Reference voltage input	Input	This pin is a reference voltage input for the A-D converter.
P00 to P07	I/O port P0	Input/output	This is an 8-bit CMOS I/O port. It has an input/output port direction register that allows the user to set each pin for input or output individually. When set for input, the user can specify in units of four bits via software whether or not they are tied to a pull-up resistor. Pins in this port also function as A-D converter input pins.
D0 to D7		Input/output	When set as a separate bus, these pins input and output data (D0–D7).
P10 to P17	I/O port P1	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as external interrupt pins as selected by software.
D8 to D15		Input/output	When set as a separate bus, these pins input and output data (D8–D15).
P20 to P27	I/O port P2	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as A-D converter input pins.
A0 to A7		Output	These pins output 8 low-order address bits (A0–A7).
A0/D0 to A7/D7		Input/output	If the external bus is set as an 8-bit wide multiplexed bus, these pins input and output data (D0–D7) and output 8 low-order address bits (A0–A7) separated in time by multiplexing.
A0, A1/D0 to A7/D6		Output Input/output	If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D0–D6) and output address (A1–A7) separated in time by multiplexing. They also output address (A0).
P30 to P37	I/O port P3	Input/output	This is an 8-bit I/O port equivalent to P0.
A8 to A15		Output	These pins output 8 middle-order address bits (A8–A15).
A8/D7, A9 to A15		Input/output Output	If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D7) and output address (A8) separated in time by multiplexing. They also output address (A9–A15).
P40 to P47	I/O port P4	Input/output	This is an 8-bit I/O port equivalent to P0.
$\overline{\text{CS}}_0$ to $\overline{\text{CS}}_3$ , A16 to A19		Output Output	These pins output $\overline{\text{CS}}_0$ – $\overline{\text{CS}}_3$ signals and A16–A19. $\overline{\text{CS}}_0$ – $\overline{\text{CS}}_3$ are chip select signals used to specify an access space. A16–A19 are 4 high-order address bits.

## Pin Description

Table 1-4. Pin Description of M16C/6N group (2)

Pin name	Signal name	I/O type	Function
P50 to P57	I/O port P5	Input/output	This is an 8-bit I/O port equivalent to P0. In single-chip mode, P57 in this port outputs a divide-by-8 or divide-by-32 clock of XIN or a clock of the same frequency as XCIN as selected by software.
$\overline{WRL}$ / $\overline{WR}$ , $\overline{WRH}$ / $\overline{BHE}$ , RD, BCLK, HLDA, HOLD,  ALE, RDY		Output Output Output Output Output Input  Output Input	<p>Output <math>\overline{WRL}</math>, <math>\overline{WRH}</math> (<math>\overline{WR}</math> and <math>\overline{BHE}</math>), <math>\overline{RD}</math>, BCLK, <math>\overline{HLDA}</math>, and ALE signals. <math>\overline{WRL}</math> and <math>\overline{WRH}</math>, and <math>\overline{BHE}</math> and <math>\overline{WR}</math> can be switched using software control.</p> <p>■ <math>\overline{WRL}</math>, <math>\overline{WRH}</math>, and <math>\overline{RD}</math> selected With a 16-bit external data bus, data is written to even addresses when the <math>\overline{WRL}</math> signal is L and to the odd addresses when the <math>\overline{WRH}</math> signal is L. Data is read when <math>\overline{RD}</math> is L.</p> <p>■ <math>\overline{WR}</math>, <math>\overline{BHE}</math>, and <math>\overline{RD}</math> selected Data is written when <math>\overline{WR}</math> is L. Data is read when <math>\overline{RD}</math> is L. Odd addresses are accessed when <math>\overline{BHE}</math> is L. Use this mode when using an 8-bit external data bus.</p> <p>While the input level at the HOLD pin is L, the microcomputer is placed in the hold state. While in the hold state, <math>\overline{HLDA}</math> outputs a L level. ALE is used to latch the address. While the input level of the RDY pin is L, the microcomputer is in the ready state. BCLK outputs a clock with the same cycle as the internal clock <math>\phi</math>.</p>
P60 to P67	I/O port P6	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as UART0 and UART1 I/O pins as selected by software.
P70 to P77	I/O port P7	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as timer A0 - A3, timer B5, UART2 I/O or CAN1 transmit/receive data pins as selected by software.
P80 to P84, P86, P87, P85	I/O port P8  Input port P85	Input/output Input/output Input/output Input	P80 to P84, P86 and P87 are I/O ports with the same functions as P0. Using software, they can be made to function as the I/O pins for timer A4 and the input pins for external interrupts. P86 and P87 can be set using software to function as the I/O pins for a sub clock generation circuit. In this case, connect a quartz oscillator between P86 (XCOUT pin) and P87 (XCIN pin). P85 is an input-only port that also functions for NMI. The NMI interrupt is generated when the input at this pin changes from H to L. The NMI function cannot be cancelled using software. The pull-up cannot be set for this pin.
P90 to P97	I/O port P9	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as SI/O3 I/O pins, Timer B0 - B4 input pins, D-A converter output pins, A-D converter extended input pins, A-D trigger input pins or CAN0 transmit/receive data pins as selected by software.
P100 to P107	I/O port P10	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as A-D converter input pins. Furthermore, P104- P107 also function as input pins for the key input interrupt function.



## Memory

### Operation of Functional Blocks

The M16C/6N group accommodates several units in a single chip. These units include ROM and RAM to store instructions and data and the central processing unit (CPU) to execute arithmetic/logic operations. Also included are peripheral units such as CAN module, timers, serial I/O, D-A converter, DMAC, CRC calculation circuit, A-D converter, and I/O ports.

Each unit is explained in the following.

### Memory

Figure 2-1 depicts the memory map of the M16C/6N group. The address space extends the 1M bytes from address 00000<sub>16</sub> to FFFFF<sub>16</sub>. ROM is located from FFFFF<sub>16</sub> down. For example, in the M306N0MCT-XXXFP, there is 128K byte of internal ROM from E0000<sub>16</sub> to FFFFF<sub>16</sub>. The vector table for fixed interrupts such as the reset and NMI are mapped to FFFDC<sub>16</sub> to FFFFF<sub>16</sub>. The starting addresses of the interrupt routines are stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details.

RAM is located from 00400<sub>16</sub> up. For example, in the M306N0MCT-XXXFP, 5K bytes of internal RAM are mapped to the space from 00400<sub>16</sub> to 017FF<sub>16</sub>. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR area is mapped to 00000<sub>16</sub> to 003FF<sub>16</sub>. This area accommodates the control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, CAN controller and timers, etc. Figure 2-2 to 2-9 are locations of peripheral unit control registers. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.

The special page vector table is mapped to FFE00<sub>16</sub> to FFFDB<sub>16</sub>. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be implemented as 2-byte instructions, reducing the number of program steps.

In memory expansion mode and microprocessor mode, a part of the space is reserved and cannot be used. For example, in the M306N0MCT-XXXFP, the following space cannot be used.

- The space between 01800<sub>16</sub> and 03FFF<sub>16</sub> (Memory expansion and microprocessor modes)
- The space between D0000<sub>16</sub> and DFFFF<sub>16</sub> (Memory expansion mode)




Figure 2-1. Memory map

0000 <sub>16</sub>		0040 <sub>16</sub>	
0001 <sub>16</sub>		0041 <sub>16</sub>	CAN0/1 Wake Up interrupt control register (C01WKPIC)
0002 <sub>16</sub>		0042 <sub>16</sub>	CAN0 receive successful interrupt control register (C0RECIC)
0003 <sub>16</sub>		0043 <sub>16</sub>	CAN0 transmit successful interrupt control register (C0TRMIC)
0004 <sub>16</sub>	Processor mode register 0 (PM0)	0044 <sub>16</sub>	INT3 interrupt control register (INT3IC)
0005 <sub>16</sub>	Processor mode register 1 (PM1)	0045 <sub>16</sub>	Timer B5 interrupt control register (TB5IC)
0006 <sub>16</sub>	System clock control register 0 (CM0)	0046 <sub>16</sub>	Timer B4 interrupt control register (TB4IC)
0007 <sub>16</sub>	System clock control register 1 (CM1)	0047 <sub>16</sub>	Timer B3 interrupt control register (TB3IC)
0008 <sub>16</sub>	Chip select control register (CSR)	0048 <sub>16</sub>	CAN1 receive successful interrupt control register (C1RECIC)
0009 <sub>16</sub>	Address match interrupt enable register (AIER)		INT5 interrupt control register (INT5IC)
000A <sub>16</sub>	Protect register (PRCR)	0049 <sub>16</sub>	CAN1 transmit successful interrupt control register (C1TRMIC)
000B <sub>16</sub>			SIO3 interrupt control register (S3IC)
000C <sub>16</sub>	Oscillation stop detection register (CM2)		INT4 interrupt control register (INT4IC)
000D <sub>16</sub>		004A <sub>16</sub>	Bus collision detection interrupt control register (BCNIC)
000E <sub>16</sub>	Watchdog timer start register (WDTS)	004B <sub>16</sub>	DMA0 interrupt control register (DM0IC)
000F <sub>16</sub>	Watchdog timer control register (WDC)	004C <sub>16</sub>	DMA1 interrupt control register (DM1IC)
0010 <sub>16</sub>		004D <sub>16</sub>	CAN0/1 error interrupt control register (C01ERRIC)
0011 <sub>16</sub>	Address match interrupt register 0 (RMAD0)	004E <sub>16</sub>	A-D conversion interrupt control register (ADIC)
0012 <sub>16</sub>			Key input interrupt control register (KUPIC)
0013 <sub>16</sub>		004F <sub>16</sub>	UART2 transmit interrupt control register (S2TIC)
0014 <sub>16</sub>		0050 <sub>16</sub>	UART2 receive interrupt control register (S2RIC)
0015 <sub>16</sub>	Address match interrupt register 1 (RMAD1)	0051 <sub>16</sub>	UART0 transmit interrupt control register (S0TIC)
0016 <sub>16</sub>		0052 <sub>16</sub>	UART0 receive interrupt control register (S0RIC)
0017 <sub>16</sub>		0053 <sub>16</sub>	UART1 transmit interrupt control register (S1TIC)
0018 <sub>16</sub>		0054 <sub>16</sub>	UART1 receive interrupt control register (S1RIC)
0019 <sub>16</sub>		0055 <sub>16</sub>	Timer A0 interrupt control register (TA0IC)
001A <sub>16</sub>		0056 <sub>16</sub>	Timer A1 interrupt control register (TA1IC)
001B <sub>16</sub>		0057 <sub>16</sub>	Timer A2 interrupt control register (TA2IC)
001C <sub>16</sub>		0058 <sub>16</sub>	Timer A3 interrupt control register (TA3IC)
001D <sub>16</sub>		0059 <sub>16</sub>	Timer A4 interrupt control register (TA4IC)
001E <sub>16</sub>		005A <sub>16</sub>	Timer B0 interrupt control register (TB0IC)
001F <sub>16</sub>		005B <sub>16</sub>	Timer B1 interrupt control register (TB1IC)
0020 <sub>16</sub>		005C <sub>16</sub>	Timer B2 interrupt control register (TB2IC)
0021 <sub>16</sub>	DMA0 source pointer (SAR0)	005D <sub>16</sub>	INT0 interrupt control register (INT0IC)
0022 <sub>16</sub>		005E <sub>16</sub>	INT1 interrupt control register (INT1IC)
0023 <sub>16</sub>		005F <sub>16</sub>	INT2 interrupt control register (INT2IC)
0024 <sub>16</sub>		0060 <sub>16</sub>	
0025 <sub>16</sub>	DMA0 destination pointer (DAR0)	0061 <sub>16</sub>	
0026 <sub>16</sub>		0062 <sub>16</sub>	CAN0 Slot 0: Message Identifier / DLC
0027 <sub>16</sub>		0063 <sub>16</sub>	
0028 <sub>16</sub>	DMA0 transfer counter (TCR0)	0064 <sub>16</sub>	
0029 <sub>16</sub>		0065 <sub>16</sub>	
002A <sub>16</sub>		0066 <sub>16</sub>	
002B <sub>16</sub>		0067 <sub>16</sub>	
002C <sub>16</sub>	DMA0 control register (DM0CON)	0068 <sub>16</sub>	
002D <sub>16</sub>		0069 <sub>16</sub>	CAN0 Slot 0: Data Field
002E <sub>16</sub>		006A <sub>16</sub>	
002F <sub>16</sub>		006B <sub>16</sub>	
0030 <sub>16</sub>		006C <sub>16</sub>	
0031 <sub>16</sub>	DMA1 source pointer (SAR1)	006D <sub>16</sub>	
0032 <sub>16</sub>		006E <sub>16</sub>	CAN0 Slot 0: Time Stamp
0033 <sub>16</sub>		006F <sub>16</sub>	
0034 <sub>16</sub>		0070 <sub>16</sub>	
0035 <sub>16</sub>	DMA1 destination pointer (DAR1)	0071 <sub>16</sub>	
0036 <sub>16</sub>		0072 <sub>16</sub>	CAN0 Slot 1: Message Identifier / DLC
0037 <sub>16</sub>		0073 <sub>16</sub>	
0038 <sub>16</sub>	DMA1 transfer counter (TCR1)	0074 <sub>16</sub>	
0039 <sub>16</sub>		0075 <sub>16</sub>	
003A <sub>16</sub>		0076 <sub>16</sub>	
003B <sub>16</sub>		0077 <sub>16</sub>	
003C <sub>16</sub>	DMA1 control register (DM1CON)	0078 <sub>16</sub>	
003D <sub>16</sub>		0079 <sub>16</sub>	CAN0 Slot 1: Data Field
003E <sub>16</sub>		007A <sub>16</sub>	
003F <sub>16</sub>		007B <sub>16</sub>	
		007C <sub>16</sub>	
		007D <sub>16</sub>	
		007E <sub>16</sub>	CAN0 Slot 1: Time Stamp
		007F <sub>16</sub>	

Figure 2-2. Location of peripheral unit control registers (1)

Memory




Figure 2-3. Location of peripheral unit control registers (2)

Memory




Figure 2-4. Location of peripheral unit control registers (3)

## Memory

01C0 <sub>16</sub>	Timer B3,4,5 count start flag (TBSR)	0200 <sub>16</sub>	CAN0 message control register 0 (C0MCTL0)
01C1 <sub>16</sub>		0201 <sub>16</sub>	CAN0 message control register 1 (C0MCTL1)
01C2 <sub>16</sub>	Timer A1-1 register (TA11)	0202 <sub>16</sub>	CAN0 message control register 2 (C0MCTL2)
01C3 <sub>16</sub>		0203 <sub>16</sub>	CAN0 message control register 3 (C0MCTL3)
01C4 <sub>16</sub>	Timer A2-1 register (TA21)	0204 <sub>16</sub>	CAN0 message control register 4 (C0MCTL4)
01C5 <sub>16</sub>		0205 <sub>16</sub>	CAN0 message control register 5 (C0MCTL5)
01C6 <sub>16</sub>	Timer A4-1 register (TA41)	0206 <sub>16</sub>	CAN0 message control register 6 (C0MCTL6)
01C7 <sub>16</sub>		0207 <sub>16</sub>	CAN0 message control register 7 (C0MCTL7)
01C8 <sub>16</sub>	Three-phase PWM control register 0 (INVC0)	0208 <sub>16</sub>	CAN0 message control register 8 (C0MCTL8)
01C9 <sub>16</sub>	Three-phase PWM control register 1 (INVC1)	0209 <sub>16</sub>	CAN0 message control register 9 (C0MCTL9)
01CA <sub>16</sub>	Three-phase output buffer register 0 (IDB0)	020A <sub>16</sub>	CAN0 message control register 10 (C0MCTL10)
01CB <sub>16</sub>	Three-phase output buffer register 1 (IDB1)	020B <sub>16</sub>	CAN0 message control register 11 (C0MCTL11)
01CC <sub>16</sub>	Dead time timer (DTT)	020C <sub>16</sub>	CAN0 message control register 12 (C0MCTL12)
01CD <sub>16</sub>	Timer B2 interrupt occurrence frequency set counter (ICTB2)	020D <sub>16</sub>	CAN0 message control register 13 (C0MCTL13)
01CE <sub>16</sub>		020E <sub>16</sub>	CAN0 message control register 14 (C0MCTL14)
01CF <sub>16</sub>		020F <sub>16</sub>	CAN0 message control register 15 (C0MCTL15)
01D0 <sub>16</sub>	Timer B3 register (TB3)	0210 <sub>16</sub>	CAN0 control register (C0CTLR)
01D1 <sub>16</sub>		0211 <sub>16</sub>	
01D2 <sub>16</sub>	Timer B4 register (TB4)	0212 <sub>16</sub>	CAN0 status register (C0STR)
01D3 <sub>16</sub>		0213 <sub>16</sub>	
01D4 <sub>16</sub>	Timer B5 register (TB5)	0214 <sub>16</sub>	CAN0 slot status register (C0SSTR)
01D5 <sub>16</sub>		0215 <sub>16</sub>	
01D6 <sub>16</sub>		0216 <sub>16</sub>	CAN0 slot interrupt control register (C0SICR)
01D7 <sub>16</sub>		0217 <sub>16</sub>	
01D8 <sub>16</sub>		0218 <sub>16</sub>	CAN0 ExtID register (C0IDR)
01D9 <sub>16</sub>		0219 <sub>16</sub>	
01DA <sub>16</sub>		021A <sub>16</sub>	CAN0 configuration register (C0CONR)
01DB <sub>16</sub>	Timer B3 mode register (TB3MR)	021B <sub>16</sub>	
01DC <sub>16</sub>	Timer B4 mode register (TB4MR)	021C <sub>16</sub>	CAN0 REC register (C0RECR)
01DD <sub>16</sub>	Timer B5 mode register (TB5MR)	021D <sub>16</sub>	CAN0 TEC register (C0TECR)
01DE <sub>16</sub>	Interrupt cause select register 0 (IFSR0)	021E <sub>16</sub>	CAN0 time stamp register (C0STR)
01DF <sub>16</sub>	Interrupt cause select register 1 (IFSR1)	021F <sub>16</sub>	
01E0 <sub>16</sub>	SI/O3 transmit/receive register (S3TRR)	0220 <sub>16</sub>	CAN1 message control register 0 (C1MCTL0)
01E1 <sub>16</sub>		0221 <sub>16</sub>	CAN1 message control register 1 (C1MCTL1)
01E2 <sub>16</sub>	SI/O3 control register (S3C)	0222 <sub>16</sub>	CAN1 message control register 2 (C1MCTL2)
01E3 <sub>16</sub>	SI/O3 bit rate generator (S3BRG)	0223 <sub>16</sub>	CAN1 message control register 3 (C1MCTL3)
01E4 <sub>16</sub>		0224 <sub>16</sub>	CAN1 message control register 4 (C1MCTL4)
01E5 <sub>16</sub>		0225 <sub>16</sub>	CAN1 message control register 5 (C1MCTL5)
01E6 <sub>16</sub>		0226 <sub>16</sub>	CAN1 message control register 6 (C1MCTL6)
01E7 <sub>16</sub>		0227 <sub>16</sub>	CAN1 message control register 7 (C1MCTL7)
01E8 <sub>16</sub>		0228 <sub>16</sub>	CAN1 message control register 8 (C1MCTL8)
01E9 <sub>16</sub>		0229 <sub>16</sub>	CAN1 message control register 9 (C1MCTL9)
01EA <sub>16</sub>		022A <sub>16</sub>	CAN1 message control register 10 (C1MCTL10)
01EB <sub>16</sub>		022B <sub>16</sub>	CAN1 message control register 11 (C1MCTL11)
01EC <sub>16</sub>		022C <sub>16</sub>	CAN1 message control register 12 (C1MCTL12)
01ED <sub>16</sub>		022D <sub>16</sub>	CAN1 message control register 13 (C1MCTL13)
01EE <sub>16</sub>		022E <sub>16</sub>	CAN1 message control register 14 (C1MCTL14)
01EF <sub>16</sub>		022F <sub>16</sub>	CAN1 message control register 15 (C1MCTL15)
01F0 <sub>16</sub>		0230 <sub>16</sub>	CAN1 control register (C1CTLR)
01F1 <sub>16</sub>		0231 <sub>16</sub>	
01F2 <sub>16</sub>		0232 <sub>16</sub>	CAN1 status register (C1STR)
01F3 <sub>16</sub>		0233 <sub>16</sub>	
01F4 <sub>16</sub>		0234 <sub>16</sub>	CAN1 slot status register (C1SSTR)
01F5 <sub>16</sub>		0235 <sub>16</sub>	
01F6 <sub>16</sub>	UART2 special mode register 2 (U2SMR2)	0236 <sub>16</sub>	CAN1 slot interrupt control register (C1SICR)
01F7 <sub>16</sub>	UART2 special mode register (U2SMR)	0237 <sub>16</sub>	
01F8 <sub>16</sub>	UART2 transmit/receive mode register (U2MR)	0238 <sub>16</sub>	CAN1 ExtID register (C1IDR)
01F9 <sub>16</sub>	UART2 bit rate generator (U2BRG)	0239 <sub>16</sub>	
01FA <sub>16</sub>	UART2 transmit buffer register (U2TB)	023A <sub>16</sub>	CAN1 configuration register (C1CONR)
01FB <sub>16</sub>		023B <sub>16</sub>	
01FC <sub>16</sub>	UART2 transmit/receive mode register 0 (U2C0)	023C <sub>16</sub>	CAN1 REC register (C1RECR)
01FD <sub>16</sub>	UART2 transmit/receive mode register 1 (U2C1)	023D <sub>16</sub>	CAN1 TEC register (C1TECR)
01FE <sub>16</sub>	UART2 receive buffer register (U2RB)	023E <sub>16</sub>	CAN1 time stamp register (C1STR)
01FF <sub>16</sub>		023F <sub>16</sub>	

Figure 2-5. Location of peripheral unit control registers (4)

Memory

0240 <sub>16</sub>		0280 <sub>16</sub>	
0241 <sub>16</sub>		0281 <sub>16</sub>	
0242 <sub>16</sub>	CAN0 acceptance filter support register (C0AFS)	0282 <sub>16</sub>	CAN1 Slot 2: Message Identifier / DLC
0243 <sub>16</sub>		0283 <sub>16</sub>	
0244 <sub>16</sub>	CAN1 acceptance filter support register (C1AFS)	0284 <sub>16</sub>	
0245 <sub>16</sub>		0285 <sub>16</sub>	
0246 <sub>16</sub>		0286 <sub>16</sub>	
0247 <sub>16</sub>		0287 <sub>16</sub>	
0248 <sub>16</sub>		0288 <sub>16</sub>	CAN1 Slot 2: Data Field
0249 <sub>16</sub>		0289 <sub>16</sub>	
024A <sub>16</sub>		028A <sub>16</sub>	
024B <sub>16</sub>		028B <sub>16</sub>	
024C <sub>16</sub>		028C <sub>16</sub>	
024D <sub>16</sub>		028D <sub>16</sub>	
024E <sub>16</sub>		028E <sub>16</sub>	CAN1 Slot 2: Time Stamp
024F <sub>16</sub>		028F <sub>16</sub>	
0250 <sub>16</sub>		0290 <sub>16</sub>	
0251 <sub>16</sub>		0291 <sub>16</sub>	
0252 <sub>16</sub>		0292 <sub>16</sub>	CAN1 Slot 3: Message Identifier / DLC
0253 <sub>16</sub>		0293 <sub>16</sub>	
0254 <sub>16</sub>		0294 <sub>16</sub>	
0255 <sub>16</sub>		0295 <sub>16</sub>	
0256 <sub>16</sub>		0296 <sub>16</sub>	
0257 <sub>16</sub>		0297 <sub>16</sub>	
0258 <sub>16</sub>		0298 <sub>16</sub>	
0259 <sub>16</sub>		0299 <sub>16</sub>	CAN1 Slot 3: Data Field
025A <sub>16</sub>		029A <sub>16</sub>	
025B <sub>16</sub>		029B <sub>16</sub>	
025C <sub>16</sub>		029C <sub>16</sub>	
025D <sub>16</sub>		029D <sub>16</sub>	
025E <sub>16</sub>	Peripheral function clock select register (PCLKR)	029E <sub>16</sub>	CAN1 Slot 3: Time Stamp
025F <sub>16</sub>	CAN0/1 clock select register (C01CLKR)	029F <sub>16</sub>	
0260 <sub>16</sub>		02A0 <sub>16</sub>	
0261 <sub>16</sub>		02A1 <sub>16</sub>	
0262 <sub>16</sub>	CAN1 Slot 0: Message Identifier / DLC	02A2 <sub>16</sub>	CAN1 Slot 4: Message Identifier / DLC
0263 <sub>16</sub>		02A3 <sub>16</sub>	
0264 <sub>16</sub>		02A4 <sub>16</sub>	
0265 <sub>16</sub>		02A5 <sub>16</sub>	
0266 <sub>16</sub>		02A6 <sub>16</sub>	
0267 <sub>16</sub>		02A7 <sub>16</sub>	
0268 <sub>16</sub>		02A8 <sub>16</sub>	
0269 <sub>16</sub>	CAN1 Slot 0: Data Field	02A9 <sub>16</sub>	CAN1 Slot 4: Data Field
026A <sub>16</sub>		02AA <sub>16</sub>	
026B <sub>16</sub>		02AB <sub>16</sub>	
026C <sub>16</sub>		02AC <sub>16</sub>	
026D <sub>16</sub>		02AD <sub>16</sub>	
026E <sub>16</sub>	CAN1 Slot 0: Time Stamp	02AE <sub>16</sub>	CAN1 Slot 4: Time Stamp
026F <sub>16</sub>		02AF <sub>16</sub>	
0270 <sub>16</sub>		02B0 <sub>16</sub>	
0271 <sub>16</sub>		02B1 <sub>16</sub>	
0272 <sub>16</sub>	CAN1 Slot 1: Message Identifier / DLC	02B2 <sub>16</sub>	CAN1 Slot 5: Message Identifier / DLC
0273 <sub>16</sub>		02B3 <sub>16</sub>	
0274 <sub>16</sub>		02B4 <sub>16</sub>	
0275 <sub>16</sub>		02B5 <sub>16</sub>	
0276 <sub>16</sub>		02B6 <sub>16</sub>	
0277 <sub>16</sub>		02B7 <sub>16</sub>	
0278 <sub>16</sub>		02B8 <sub>16</sub>	
0279 <sub>16</sub>	CAN1 Slot 1: Data Field	02B9 <sub>16</sub>	CAN1 Slot 5: Data Field
027A <sub>16</sub>		02BA <sub>16</sub>	
027B <sub>16</sub>		02BB <sub>16</sub>	
027C <sub>16</sub>		02BC <sub>16</sub>	
027D <sub>16</sub>		02BD <sub>16</sub>	
027E <sub>16</sub>	CAN1 Slot 1: Time Stamp	02BE <sub>16</sub>	CAN1 Slot 5: Time Stamp
027F <sub>16</sub>		02BF <sub>16</sub>	

Figure 2-6. Location of peripheral unit control registers (5)

Memory

02C0 <sub>16</sub>	CAN1 Slot 6: Message Identifier / DLC	0300 <sub>16</sub>	CAN1 Slot 10: Message Identifier / DLC		
02C1 <sub>16</sub>		0301 <sub>16</sub>			
02C2 <sub>16</sub>		0302 <sub>16</sub>			
02C3 <sub>16</sub>		0303 <sub>16</sub>			
02C4 <sub>16</sub>		0304 <sub>16</sub>			
02C5 <sub>16</sub>		0305 <sub>16</sub>			
02C6 <sub>16</sub>	CAN1 Slot 6: Data Field	0306 <sub>16</sub>	CAN1 Slot 10: Data Field		
02C7 <sub>16</sub>		0307 <sub>16</sub>			
02C8 <sub>16</sub>		0308 <sub>16</sub>			
02C9 <sub>16</sub>		0309 <sub>16</sub>			
02CA <sub>16</sub>		030A <sub>16</sub>			
02CB <sub>16</sub>		030B <sub>16</sub>			
02CC <sub>16</sub>	CAN1 Slot 6: Time Stamp	030C <sub>16</sub>	CAN1 Slot 10: Time Stamp		
02CD <sub>16</sub>		030D <sub>16</sub>			
02CE <sub>16</sub>		030E <sub>16</sub>			
02CF <sub>16</sub>		030F <sub>16</sub>			
02D0 <sub>16</sub>		0310 <sub>16</sub>			
02D1 <sub>16</sub>		0311 <sub>16</sub>			
02D2 <sub>16</sub>	CAN1 Slot 7: Message Identifier / DLC	0312 <sub>16</sub>	CAN1 Slot 11: Message Identifier / DLC		
02D3 <sub>16</sub>		0313 <sub>16</sub>			
02D4 <sub>16</sub>		0314 <sub>16</sub>			
02D5 <sub>16</sub>		0315 <sub>16</sub>			
02D6 <sub>16</sub>		0316 <sub>16</sub>			
02D7 <sub>16</sub>		0317 <sub>16</sub>			
02D8 <sub>16</sub>	CAN1 Slot 7: Data Field	0318 <sub>16</sub>	CAN1 Slot 11: Data Field		
02D9 <sub>16</sub>		0319 <sub>16</sub>			
02DA <sub>16</sub>		031A <sub>16</sub>			
02DB <sub>16</sub>		031B <sub>16</sub>			
02DC <sub>16</sub>		031C <sub>16</sub>			
02DD <sub>16</sub>		031D <sub>16</sub>			
02DE <sub>16</sub>	CAN1 Slot 7: Time Stamp	031E <sub>16</sub>	CAN1 Slot 11: Time Stamp		
02DF <sub>16</sub>		031F <sub>16</sub>			
02E0 <sub>16</sub>		0320 <sub>16</sub>			
02E1 <sub>16</sub>		0321 <sub>16</sub>			
02E2 <sub>16</sub>		CAN1 Slot 8: Message Identifier / DLC		0322 <sub>16</sub>	CAN1 Slot 12: Message Identifier / DLC
02E3 <sub>16</sub>				0323 <sub>16</sub>	
02E4 <sub>16</sub>	0324 <sub>16</sub>				
02E5 <sub>16</sub>	0325 <sub>16</sub>				
02E6 <sub>16</sub>	0326 <sub>16</sub>				
02E7 <sub>16</sub>	0327 <sub>16</sub>				
02E8 <sub>16</sub>	CAN1 Slot 8: Data Field	0328 <sub>16</sub>	CAN1 Slot 12: Data Field		
02E9 <sub>16</sub>		0329 <sub>16</sub>			
02EA <sub>16</sub>		032A <sub>16</sub>			
02EB <sub>16</sub>		032B <sub>16</sub>			
02EC <sub>16</sub>		032C <sub>16</sub>			
02ED <sub>16</sub>		032D <sub>16</sub>			
02EE <sub>16</sub>	CAN1 Slot 8: Time Stamp	032E <sub>16</sub>	CAN1 Slot 12: Time Stamp		
02EF <sub>16</sub>		032F <sub>16</sub>			
02F0 <sub>16</sub>		0330 <sub>16</sub>			
02F1 <sub>16</sub>		0331 <sub>16</sub>			
02F2 <sub>16</sub>		CAN1 Slot 9: Message Identifier / DLC		0332 <sub>16</sub>	CAN1 Slot 13: Message Identifier / DLC
02F3 <sub>16</sub>				0333 <sub>16</sub>	
02F4 <sub>16</sub>	0334 <sub>16</sub>				
02F5 <sub>16</sub>	0335 <sub>16</sub>				
02F6 <sub>16</sub>	0336 <sub>16</sub>				
02F7 <sub>16</sub>	0337 <sub>16</sub>				
02F8 <sub>16</sub>	CAN1 Slot 9: Data Field	0338 <sub>16</sub>	CAN1 Slot 13: Data Field		
02F9 <sub>16</sub>		0339 <sub>16</sub>			
02FA <sub>16</sub>		033A <sub>16</sub>			
02FB <sub>16</sub>		033B <sub>16</sub>			
02FC <sub>16</sub>		033C <sub>16</sub>			
02FD <sub>16</sub>		033D <sub>16</sub>			
02FE <sub>16</sub>	CAN1 Slot 9: Time Stamp	033E <sub>16</sub>	CAN1 Slot 13: Time Stamp		
02FF <sub>16</sub>		033F <sub>16</sub>			

Figure 2-7. Location of peripheral unit control registers (6)

Memory

0340 <sub>16</sub>	CAN1 Slot 14: Message Identifier / DLC	0380 <sub>16</sub>	Count start flag (TABSR)
0341 <sub>16</sub>		0381 <sub>16</sub>	Clock prescaler reset flag (CPSRF)
0342 <sub>16</sub>		0382 <sub>16</sub>	One-shot start flag (ONSF)
0343 <sub>16</sub>		0383 <sub>16</sub>	Trigger select register (TRGSR)
0344 <sub>16</sub>		0384 <sub>16</sub>	Up-down flag (UDF)
0345 <sub>16</sub>	CAN1 Slot 14: Data Field	0385 <sub>16</sub>	
0346 <sub>16</sub>		0386 <sub>16</sub>	Timer A0 (TA0)
0347 <sub>16</sub>		0387 <sub>16</sub>	
0348 <sub>16</sub>		0388 <sub>16</sub>	Timer A1 (TA1)
0349 <sub>16</sub>		0389 <sub>16</sub>	
034A <sub>16</sub>	CAN1 Slot 14: Time Stamp	038A <sub>16</sub>	Timer A2 (TA2)
034B <sub>16</sub>		038B <sub>16</sub>	
034C <sub>16</sub>		038C <sub>16</sub>	Timer A3 (TA3)
034D <sub>16</sub>		038D <sub>16</sub>	
034E <sub>16</sub>		038E <sub>16</sub>	Timer A4 (TA4)
034F <sub>16</sub>	CAN1 Slot 15: Message Identifier / DLC	038F <sub>16</sub>	
0350 <sub>16</sub>		0390 <sub>16</sub>	Timer B0 (TB0)
0351 <sub>16</sub>		0391 <sub>16</sub>	
0352 <sub>16</sub>		0392 <sub>16</sub>	Timer B1 (TB1)
0353 <sub>16</sub>		0393 <sub>16</sub>	
0354 <sub>16</sub>	CAN1 Slot 15: Data Field	0394 <sub>16</sub>	Timer B2 (TB2)
0355 <sub>16</sub>		0395 <sub>16</sub>	
0356 <sub>16</sub>		0396 <sub>16</sub>	Timer A0 mode register (TA0MR)
0357 <sub>16</sub>		0397 <sub>16</sub>	Timer A1 mode register (TA1MR)
0358 <sub>16</sub>		0398 <sub>16</sub>	Timer A2 mode register (TA2MR)
0359 <sub>16</sub>	CAN1 Slot 15: Time Stamp	0399 <sub>16</sub>	Timer A3 mode register (TA3MR)
035A <sub>16</sub>		039A <sub>16</sub>	Timer A4 mode register (TA4MR)
035B <sub>16</sub>		039B <sub>16</sub>	Timer B0 mode register (TB0MR)
035C <sub>16</sub>		039C <sub>16</sub>	Timer B1 mode register (TB1MR)
035D <sub>16</sub>		039D <sub>16</sub>	Timer B2 mode register (TB2MR)
035E <sub>16</sub>	CAN1 global mask (C1GMR)	039E <sub>16</sub>	
035F <sub>16</sub>		039F <sub>16</sub>	
0360 <sub>16</sub>		03A0 <sub>16</sub>	UART0 transmit/receive mode register (U0MR)
0361 <sub>16</sub>		03A1 <sub>16</sub>	UART0 bit rate generator (U0BRG)
0362 <sub>16</sub>		03A2 <sub>16</sub>	UART0 transmit buffer register (U0TB)
0363 <sub>16</sub>	CAN1 local mask A (C1LMAR)	03A3 <sub>16</sub>	
0364 <sub>16</sub>		03A4 <sub>16</sub>	UART0 transmit/receive control register 0 (U0C0)
0365 <sub>16</sub>		03A5 <sub>16</sub>	UART0 transmit/receive control register 1 (U0C1)
0366 <sub>16</sub>		03A6 <sub>16</sub>	UART0 receive buffer register (U0RB)
0367 <sub>16</sub>		03A7 <sub>16</sub>	
0368 <sub>16</sub>	CAN1 local mask B (C1LMBR)	03A8 <sub>16</sub>	UART1 transmit/receive mode register (U1MR)
0369 <sub>16</sub>		03A9 <sub>16</sub>	UART1 bit rate generator (U1BRG)
036A <sub>16</sub>		03AA <sub>16</sub>	UART1 transmit buffer register (U1TB)
036B <sub>16</sub>		03AB <sub>16</sub>	
036C <sub>16</sub>		03AC <sub>16</sub>	UART1 transmit/receive control register 0 (U1C0)
036D <sub>16</sub>		03AD <sub>16</sub>	UART1 transmit/receive control register 1 (U1C1)
036E <sub>16</sub>		03AE <sub>16</sub>	UART1 receive buffer register (U1RB)
036F <sub>16</sub>		03AF <sub>16</sub>	
0370 <sub>16</sub>		03B0 <sub>16</sub>	UART transmit/receive control register 2 (UCON)
0371 <sub>16</sub>		03B1 <sub>16</sub>	
0372 <sub>16</sub>		03B2 <sub>16</sub>	
0373 <sub>16</sub>		03B3 <sub>16</sub>	
0374 <sub>16</sub>		03B4 <sub>16</sub>	
0375 <sub>16</sub>		03B5 <sub>16</sub>	
0376 <sub>16</sub>		03B6 <sub>16</sub>	Flash memory control register 2 (FMCR2)
0377 <sub>16</sub>		03B7 <sub>16</sub>	Flash memory control register (FMCR)
0378 <sub>16</sub>		03B8 <sub>16</sub>	DMA0 cause select register (DM0SL)
0379 <sub>16</sub>		03B9 <sub>16</sub>	
037A <sub>16</sub>		03BA <sub>16</sub>	DMA1 cause select register (DM1SL)
037B <sub>16</sub>		03BB <sub>16</sub>	
037C <sub>16</sub>		03BC <sub>16</sub>	CRC data register (CRCD)
037D <sub>16</sub>		03BD <sub>16</sub>	
037E <sub>16</sub>		03BE <sub>16</sub>	CRC input register (CRCIN)
037F <sub>16</sub>		03BF <sub>16</sub>	

Figure 2-8. Location of peripheral unit control registers (7)



## Memory

03C0 <sub>16</sub>	A-D register 0 (AD0)
03C1 <sub>16</sub>	
03C2 <sub>16</sub>	A-D register 1 (AD1)
03C3 <sub>16</sub>	
03C4 <sub>16</sub>	A-D register 2 (AD2)
03C5 <sub>16</sub>	
03C6 <sub>16</sub>	A-D register 3 (AD3)
03C7 <sub>16</sub>	
03C8 <sub>16</sub>	A-D register 4 (AD4)
03C9 <sub>16</sub>	
03CA <sub>16</sub>	A-D register 5 (AD5)
03CB <sub>16</sub>	
03CC <sub>16</sub>	A-D register 6 (AD6)
03CD <sub>16</sub>	
03CE <sub>16</sub>	A-D register 7 (AD7)
03CF <sub>16</sub>	
03D0 <sub>16</sub>	
03D1 <sub>16</sub>	
03D2 <sub>16</sub>	
03D3 <sub>16</sub>	
03D4 <sub>16</sub>	A-D control register 2 (ADCON2)
03D5 <sub>16</sub>	
03D6 <sub>16</sub>	A-D control register 0 (ADCON0)
03D7 <sub>16</sub>	A-D control register 1 (ADCON1)
03D8 <sub>16</sub>	D-A register 0 (DA0)
03D9 <sub>16</sub>	
03DA <sub>16</sub>	D-A register 1 (DA1)
03DB <sub>16</sub>	
03DC <sub>16</sub>	D-A control register (DACON)
03DD <sub>16</sub>	
03DE <sub>16</sub>	
03DF <sub>16</sub>	
03E0 <sub>16</sub>	Port P0 (P0)
03E1 <sub>16</sub>	Port P1 (P1)
03E2 <sub>16</sub>	Port P0 direction register (PD0)
03E3 <sub>16</sub>	Port P1 direction register (PD1)
03E4 <sub>16</sub>	Port P2 (P2)
03E5 <sub>16</sub>	Port P3 (P3)
03E6 <sub>16</sub>	Port P2 direction register (PD2)
03E7 <sub>16</sub>	Port P3 direction register (PD3)
03E8 <sub>16</sub>	Port P4 (P4)
03E9 <sub>16</sub>	Port P5 (P5)
03EA <sub>16</sub>	Port P4 direction register (PD4)
03EB <sub>16</sub>	Port P5 direction register (PD5)
03EC <sub>16</sub>	Port P6 (P6)
03ED <sub>16</sub>	Port P7 (P7)
03EE <sub>16</sub>	Port P6 direction register (PD6)
03EF <sub>16</sub>	Port P7 direction register (PD7)
03F0 <sub>16</sub>	Port P8 (P8)
03F1 <sub>16</sub>	Port P9 (P9)
03F2 <sub>16</sub>	Port P8 direction register (PD8)
03F3 <sub>16</sub>	Port P9 direction register (PD9)
03F4 <sub>16</sub>	Port P10 (P10)
03F5 <sub>16</sub>	
03F6 <sub>16</sub>	Port P10 direction register (PD10)
03F7 <sub>16</sub>	
03F8 <sub>16</sub>	
03F9 <sub>16</sub>	
03FA <sub>16</sub>	
03FB <sub>16</sub>	
03FC <sub>16</sub>	Pull-up control register 0 (PUR0)
03FD <sub>16</sub>	Pull-up control register 1 (PUR1)
03FE <sub>16</sub>	Pull-up control register 2 (PUR2)
03FF <sub>16</sub>	Port control register (PCR)

Figure 2-9. Location of peripheral unit control registers (8)

## Central Processing Unit (CPU)

The CPU has a total of 13 registers shown in Figure 3-1. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these registers have two register banks.




Figure 3-1. Central processing unit register

### (1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.

Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H), and low-order bits as (R0L/R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can be used as 32-bit data registers (R2R0/R3R1).

### (2) Address registers (A0 and A1)

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

### (3) Frame base register (FB)

The frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.

### (4) Program counter (PC)

The program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.

### (5) Interrupt table register (INTB)

The interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table.

### (6) Stack pointer (USP/ISP)

Stack pointers come in two types: the user stack pointer (USP) and the interrupt stack pointer (ISP), each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag).

This flag is located at the position of bit 7 in the flag register (FLG).

### (7) Static base register (SB)

The static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

### (8) Flag register (FLG)

The flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 3-2 shows the flag register (FLG). The following explains the function of each flag:

- **Bit 0: Carry flag (C flag)**

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

- **Bit 1: Debug flag (D flag)**

This flag enables a single-step interrupt.

When this flag is "1", a single-step interrupt is generated after instruction execution. This flag is cleared to "0" when the interrupt is acknowledged.

- **Bit 2: Zero flag (Z flag)**

This flag is set to "1" when an arithmetic operation results in 0; otherwise, cleared to "0".

- **Bit 3: Sign flag (S flag)**

This flag is set to "1" when an arithmetic operation results in a negative value; otherwise, cleared to "0".

- **Bit 4: Register bank select flag (B flag)**

This flag chooses a register bank. Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

- **Bit 5: Overflow flag (O flag)**

This flag is set to "1" when an arithmetic operation results in overflow; otherwise, cleared to "0".

- **Bit 6: Interrupt enable flag (I flag)**

This flag enables a maskable interrupt.

An interrupt is disabled when this flag is "0", and is enabled when this flag is "1". This flag is cleared to "0" when the interrupt is acknowledged.

- **Bit 7: Stack pointer select flag (U flag)**

The interrupt stack pointer (ISP) is selected when this flag is “0” ; user stack pointer (USP) is selected when this flag is “1”.

This flag is cleared to “0” when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.

- **Bits 8 to 11: Reserved area**

- **Bits 12 to 14: Processor interrupt priority level (IPL)**

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has a priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.

- **Bit 15: Reserved area**

The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details.




Figure 3-2. Flag register (FLG)

## Processor Mode

---

### Processor Mode

#### (1) Processor Mode Types

One of three processor modes can be selected: single-chip mode, memory expansion mode and microprocessor mode. The functions of some pins, the memory map and the access space differ according to the selected processor mode.

- **Single-chip mode**

In single-chip mode, only internal memory space (SFR, internal RAM, and internal ROM) can be accessed. Ports P0 to P10 can be used as programmable I/O ports or as I/O ports for the internal peripheral functions.

- **Memory expansion mode**

In memory expansion mode, external memory can be accessed in addition to the internal memory space (SFR, internal RAM, and internal ROM).

In this mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus and register settings. (See “Bus Settings” for details.)

- **Microprocessor mode**

In microprocessor mode, the SFR, internal RAM, and external memory space can be accessed. The internal ROM area cannot be accessed.

In this mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus and register settings. (See “Bus Settings” for details.)

#### (2) Setting Processor Modes

The processor mode is set using the CNVss pin and the processor mode bits (bits 1 and 0 at address 000416). Do not set the processor mode bits to “102”.

Regardless of the level of the CNVss pin, changing the processor mode bits selects the mode. Therefore, never change the processor mode bits when changing the contents of other bits. Also do not attempt to shift to or from the microprocessor mode within the program stored in the internal ROM area.

- **Applying Vss to CNVss pin**

The microcomputer begins operation in single-chip mode after being reset. Memory expansion mode is selected by writing “012” to the processor mode bits.

- **Applying Vcc to CNVss pin**

The microcomputer starts to operate in microprocessor mode after being reset.

Figure 3-3 shows the processor mode register 0 and 1.

Figure 3-4 shows the memory maps applicable for each of the modes when memory area does not be expanded (normal mode).

Processor Mode




Figure 3-3. Processor mode register 0 and 1

Processor Mode




Figure 3-4. Memory maps in each processor mode

## Bus Settings

### Bus Settings

The BYTE pin and bits 4 to 6 of the processor mode register 0 (address 000416) are used to change the bus settings.

Table 3-1 shows the factors used to change the bus settings.

**Table 3-1. Factors for switching bus settings**

Bus setting	Switching factor
Switching external address bus width	Bit 6 of processor mode register 0
Switching external data bus width	BYTE pin
Switching between separate and multiplex bus	Bits 4 and 5 of processor mode register 0

#### (1) Selecting external address bus width

The address bus width for external output in the 1M bytes of address space can be set to 16 bits (64K bytes address space) or 20 bits (1M bytes address space). When bit 6 of the processor mode register 0 is set to "1", the external address bus width is set to 16 bits, and P2 and P3 become part of the address bus. P40 to P43 can be used as programmable I/O ports. When bit 6 of processor mode register 0 is set to "0", the external address bus width is set to 20 bits, and P2, P3, and P40 to P43 become part of the address bus.

#### (2) Selecting external data bus width

The external data bus width can be set to 8 or 16 bits. (Note, however, that only the separate bus can be set.) When the BYTE pin is "L", the bus width is set to 16 bits; when "H", it is set to 8 bits. (The internal bus width is permanently set to 16 bits.)

#### (3) Selecting separate/multiplex bus

The bus format can be set to multiplex or separate bus using bits 4 and 5 of the processor mode register 0.

##### • Separate bus

In this mode, the data and address are input and output separately. The data bus can be set using the BYTE pin to be 8 or 16 bits. When the BYTE pin is "H", the data bus is set to 8 bits and P0 functions as the data bus and P1 as a programmable I/O port. When the BYTE pin is "L", the data bus is set to 16 bits and P0 and P1 are both used for the data bus.

When the separate bus is used for access, a software wait can be selected.

##### • Multiplex bus

In this mode, data and address I/O are time multiplexed. With an 8-bit data bus selected (BYTE pin = "H"), the 8 bits from D0 to D7 are multiplexed with A0 to A7.

With a 16-bit data bus selected (BYTE pin = "L"), the 8 bits from D0 to D7 are multiplexed with A1 to A8. D8 to D15 are not multiplexed. In this case, the external devices connected to the multiplexed bus are mapped to the microcomputer's even addresses (every 2nd address). To access these external devices, access the even addresses as bytes.

The ALE signal latches the address. It is output from P56.

Before accessing the multiplex bus, always set the  $\overline{\text{CSi}}$  wait bit of the chip select control register to "0".

In microprocessor mode, multiplexed bus for the entire space cannot be selected.

In memory expansion mode, when multiplexed bus for the entire space is selected, address bus range is 256 bytes in each chip select.



## Bus Settings

Table 3-2. Pin functions for each processor mode

Processor mode	Single-chip mode	Memory expansion mode/microprocessor modes				Memory expansion mode
External bus type	/	Multiplexed bus and separate bus		separate bus		Multiplexed bus (Note 1)
Multiplexed bus space select bit		01, 10		00		11 (Note 2)
Data bus width BYTE pin level	/	8 bits = H	16 bits = L	8 bits = H	16 bits = L	8 bits = H
P00 to P07		I/O port	Data bus	Data bus	Data bus	Data bus
P10 to P17	I/O port	I/O port	Data bus	I/O port	Data bus	I/O port
P20	I/O port	Address bus /data bus(Note 3)	Address bus	Address bus	Address bus	Address bus /data bus
P21 to P27	I/O port	Address bus /data bus(Note 3)	Address bus /data bus(Note 3)	Address bus	Address bus	Address bus /data bus
P30	I/O port	Address bus	Address bus /data bus(Note 3)	Address bus	Address bus	I/O port
P31 to P37	I/O port	Address bus	Address bus	Address bus	Address bus	I/O port
P40 to P43 Port P40 to P43 function select bit = 1	I/O port	I/O port	I/O port	I/O port	I/O port	I/O port
P40 to P43 Port P40 to P43 function select bit = 0	I/O port	Address bus	Address bus	Address bus	Address bus	I/O port
P44 to P47	I/O port	$\overline{CS}$ (chip select) or programmable I/O port (For details, refer to Bus control)				
P50 to P53	I/O port	Outputs $\overline{RD}$ , $\overline{WRL}$ , $\overline{WRH}$ , and BCLK or $\overline{RD}$ , $\overline{BHE}$ , $\overline{WR}$ , and BCLK (For details, refer to Bus control)				
P54	I/O port	$\overline{HLDA}$	$\overline{HLDA}$	$\overline{HLDA}$	$\overline{HLDA}$	$\overline{HLDA}$
P55	I/O port	$\overline{HOLD}$	$\overline{HOLD}$	$\overline{HOLD}$	$\overline{HOLD}$	$\overline{HOLD}$
P56	I/O port	ALE	ALE	ALE	ALE	ALE
P57	I/O port	$\overline{RDY}$	$\overline{RDY}$	$\overline{RDY}$	$\overline{RDY}$	$\overline{RDY}$

Note 1: In memory expansion mode, do not select a 16-bit multiplex bus.

Note 2: In microprocessor mode, multiplexed bus for the entire space cannot be selected.

In memory expansion mode, when multiplexed bus for the entire space is selected, address bus range is 256 bytes in each chip select.

Note 3: Address bus when in separate bus mode.

## Bus Control

### Bus Control

The following explains the signals required for accessing external devices and software waits. The signals required for accessing the external devices are valid when the processor mode is set to memory expansion mode and microprocessor mode. The software waits are valid in all processor modes.

#### (1) Address bus/data bus

The address bus consists of the 20 pins A0 to A19 for accessing the 1M bytes of address space.

The data bus consists of the pins for data I/O. When the BYTE pin is "H", the 8 ports D0 to D7 function as the data bus. When BYTE is "L", the 16 ports D0 to D15 function as the data bus.

Both the address and data bus retain their previous states when internal ROM or RAM is accessed.

Also, when a change is made from single-chip mode to memory expansion mode, the value of the address bus is undefined until external memory is accessed.

#### (2) Chip select signal

The chip select signal is output using the same pins as P44 to P47. Bits 0 to 3 of the chip select control register (address 0008<sub>16</sub>) set each pin to function as a port or to output the chip select signal. The chip select control register is valid in memory expansion mode and microprocessor mode. In single-chip mode, P44 to P47 function as programmable I/O ports regardless of the value in the chip select control register.

In microprocessor mode, only  $\overline{CS0}$  outputs the chip select signal after the reset state has been cancelled.  $\overline{CS1}$  to  $\overline{CS3}$  function as input ports. Figure 3-5 shows the chip select control register.

The chip select signal can be used to split the external area into as many as four blocks. Table 3-3 shows the external memory areas specified using the chip select signal.

**Table 3-3. External areas specified by the chip select signals**

Chip select	Special address range	
	Memory expansion mode	Microprocessor mode
$\overline{CS0}$	30000 <sub>16</sub> to CFFFF <sub>16</sub> (640K)	30000 <sub>16</sub> to FFFFF <sub>16</sub> (832K)
$\overline{CS1}$	28000 <sub>16</sub> to 2FFFF <sub>16</sub> (32K)	28000 <sub>16</sub> to 2FFFF <sub>16</sub> (32K)
$\overline{CS2}$	08000 <sub>16</sub> to 27FFF <sub>16</sub> (128K)	08000 <sub>16</sub> to 27FFF <sub>16</sub> (128K)
$\overline{CS3}$	04000 <sub>16</sub> to 07FFF <sub>16</sub> (16K)	04000 <sub>16</sub> to 07FFF <sub>16</sub> (16K)

## Bus Control




Figure 3-5. Chip select control register

**(3) Read/write signals**

With a 16-bit data bus (BYTE pin = "L"), bit 2 of the processor mode register 0 (address 000416) select the combinations of  $\overline{RD}$ ,  $\overline{BHE}$ , and  $\overline{WR}$  signals or  $\overline{RD}$ ,  $\overline{WRL}$ , and  $\overline{WRH}$  signals. With an 8-bit data bus (BYTE pin = "H"), use the combination of  $\overline{RD}$ ,  $\overline{WR}$ , and  $\overline{BHE}$  signals. (Set bit 2 of the processor mode register 0 (address 000416) to "0".) Tables 3-4 and 3-5 show the operation of these signals.

After a reset has been cancelled, the combination of  $\overline{RD}$ ,  $\overline{WR}$ , and  $\overline{BHE}$  signals is automatically selected. When switching to the  $\overline{RD}$ ,  $\overline{WRL}$ , and  $\overline{WRH}$  combination, do not write to external memory until bit 2 of the processor mode register 0 (address 000416) has been set (Note).

Note: Before attempting to change the contents of the processor mode register 0, set bit 1 of the protect register (address 000A16) to "1".

Table 3-4. Operation of  $\overline{RD}$ ,  $\overline{WRL}$ , and  $\overline{WRH}$  signals

Data bus width	$\overline{RD}$	$\overline{WRL}$	$\overline{WRH}$	Status of external data bus
16-bit (BYTE = L)	L	H	H	Read data
	H	L	H	Write 1 byte of data to even address
	H	H	L	Write 1 byte of data to odd address
	H	L	L	Write data to both even and odd addresses

Table 3-5. Operation of  $\overline{RD}$ ,  $\overline{WR}$ , and  $\overline{BHE}$  signals

Data bus width	$\overline{RD}$	$\overline{WR}$	$\overline{BHE}$	A0	Status of external data bus
16-bit (BYTE = L)	H	L	L	H	Write 1 byte of data to odd address
	L	H	L	H	Read 1 byte of data from odd address
	H	L	H	L	Write 1 byte of data to even address
	L	H	H	L	Read 1 byte of data from even address
	H	L	L	L	Write data to both even and odd addresses
	L	H	L	L	Read data from both even and odd addresses
8-bit (BYTE = H)	H	L	Not used	H / L	Write 1 byte of data
	L	H	Not used	H / L	Read 1 byte of data

Bus Control

**(4) ALE signal**

The ALE signal latches the address when accessing the multiplex bus space. Latch the address when the ALE signal falls.




Figure 3-6. ALE signal and address/data bus

**(5) Ready signal**

The ready signal facilitates access of external devices that require a long time for access. As shown in Figure 3-7, inputting "L" to the  $\overline{RDY}$  pin at the falling edge of BCLK causes the microcomputer to enter the ready state. Inputting "H" to the  $\overline{RDY}$  pin at the falling edge of BCLK cancels the ready state. Table 3-6 shows the microcomputer status in the ready state. Figure 3-7 shows the example of the  $\overline{RD}$  signal being extended using the  $\overline{RDY}$  signal.

Ready is valid when accessing the external area during the bus cycle in which the software wait is applied.

Table 3-6. Microcomputer status in ready state (Note)

Item	Status
Oscillation	On
$\overline{R}/\overline{W}$ signal, address bus, data bus, $\overline{CS}$ ALE signal, $\overline{HLDA}$ , programmable I/O ports	Maintain status when ready signal received
Internal peripheral circuits	On

Note: The ready signal cannot be received immediately prior to a software wait.




Figure 3-7. Example of  $\overline{RD}$  signal extended by  $\overline{RDY}$  signal

## Bus Control

**(6) Hold signal**

The hold signal is used to transfer the bus privileges from the CPU to the external circuits. Inputting "L" to the  $\overline{\text{HOLD}}$  pin places the microcomputer in the hold state at the end of the current bus access. This status is maintained and "L" is output from the  $\overline{\text{HLDA}}$  pin as long as "L" is input to the  $\overline{\text{HOLD}}$  pin. Table 3-7 shows the microcomputer status in the hold state.

**Table 3-7. Microcomputer status in hold state**

Item		Status
Oscillation		ON
R/ $\overline{\text{W}}$ signal, address bus, data bus, $\overline{\text{CS}}$ , $\overline{\text{BHE}}$		Floating
Programmable I/O ports	P0, P1, P2, P3, P4, P5	Floating
	P6, P7, P8, P9, P10	Maintains status when hold signal is received
$\overline{\text{HLDA}}$		Output "L"
Internal peripheral circuits		ON (but watchdog timer stops)
ALE signal		Undefined

**(7) BCLK output**

The output of the internal clock  $\phi$  can be selected using bit 7 of the processor mode register 0 (address 000416) (Note). The output is floating when bit 7 is set to "1".

Note: Before attempting to change the contents of the processor mode register 0, set bit 1 of the protect register (address 000A16) to "1".

## Bus Control

### (8) Software wait

A software wait can be inserted by setting the wait bit (bit 7) of the processor mode register 1 (address 000516) (Note) and bits 4 to 7 of the chip select control register (address 000816).

A software wait is inserted in the internal ROM/RAM area and in the external memory area by setting the wait bit of the processor mode register 1. When set to "0", each bus cycle is executed in one BCLK cycle. When set to "1", each bus cycle is executed in two or three BCLK cycles. After the microcomputer has been reset, this bit defaults to "0". When set to "1", bits 4 to 7 of the chip select control register are invalid and a wait is applied to all external memory areas (two or three BCLK cycles). However, this is not necessary if the oscillation frequency is less than 3MHz.

When the wait bit of the processor mode register 1 is "0", software waits can be set independently for each of the 4 areas selected using the chip select signal. Bits 4 to 7 of the chip select control register correspond to chip selects  $\overline{CS0}$  to  $\overline{CS3}$ . When one of these bits is set to "1", the bus cycle is executed in one BCLK cycle. When set to "0", the bus cycle is executed in two or three BCLK cycles. These bits default to "0" after the microcomputer has been reset.

The SFR area is always accessed in two BCLK cycles regardless of the setting of these control bits. Also, the corresponding bits of the chip select control register must be set to "0" if using the multiplex bus to access the external memory area.

Table 3-8 shows the software wait and bus cycles. Figure 3-8 shows example bus timing when using software waits.

Note: Before attempting to change the contents of the processor mode register 1, set bit 1 of the protect register (address 000A16) to "1".

**Table 3-8. Software waits and bus cycles**

Area	Bus status	Wait bit	Bits 4 to 7 of chip select control register	Bus cycle
SFR	———	Invalid	Invalid	2 BCLK cycles
Internal ROM/RAM	———	0	Invalid	1 BCLK cycle
	———	1	Invalid	2 BCLK cycles
External memory area	Separate bus	0	1	1 BCLK cycle
	Separate bus	0	0	2 BCLK cycles
	Separate bus	1	0 (Note)	2 BCLK cycles
	Multiplex bus	0	0 (Note)	3 BCLK cycles
	Multiplex bus	1	0 (Note)	3 BCLK cycles

Note: Always set to "0".

Bus Control




Figure 3-8. Typical bus timings using software wait

## Protection

## Protection

The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 3-9 shows the protect register. The values in the processor mode register 0 (address 0004<sub>16</sub>), processor mode register 1 (address 0005<sub>16</sub>), system clock control register 0 (address 0006<sub>16</sub>), system clock control register 1 (address 0007<sub>16</sub>), peripheral function clock select register (address 025E<sub>16</sub>), CAN0/1 clock select register (address 025F<sub>16</sub>), serial I/O 3 control register (01E2<sub>16</sub>), port P7 direction register (address 03EF<sub>16</sub>) and port P9 direction register (address 03F3<sub>16</sub>) can only be changed when the respective bit in the protect register is set to "1". Therefore, important outputs can be allocated to port P7 or port P9.

If, after "1" (write-enabled) has been written to the port P7 or port P9 direction registers write-enable bit (bit 2 at address 000A<sub>16</sub>), a value is written to any address, the bit automatically reverts to "0" (write-inhibited). However, the system clock control registers 0 and 1 write-enable bit (bit 0 at 000A<sub>16</sub>) and processor mode register 0 and 1 write-enable bit (bit 1 at 000A<sub>16</sub>) do not automatically return to "0" after a value has been written to an address. The program must therefore be written to return these bits to "0".




Figure 3-9. Protect register



# Reset

## Reset

There are two kinds of resets; hardware and software. In both cases, operation is the same after the reset. (See "Software Reset" for details of software resets.) This section explains on hardware resets.

When the supply voltage is in the range where operation is guaranteed, a reset is effected by holding the reset pin level "L" (0.2V<sub>CC</sub> max.) for at least 20 cycles of f(X<sub>IN</sub>). When the reset pin level is then returned to the "H" level while main clock is stable, the reset status is released and program execution resumes from the address in the reset vector table.

Figure 4-1 shows the example reset circuit. Figure 4-2 shows the reset sequence.




Figure 4-1. Example reset circuit




Figure 4-2. Reset sequence

## Reset

Table 4-1 shows the statuses of the other pins while the  $\overline{\text{RESET}}$  pin level is "L". Figures 4-3, 4-4 and 4-5 show the internal status of the microcomputer immediately after the reset is released.

**Table 4-1. Pin status when  $\overline{\text{RESET}}$  pin level is "L"**

Pin name	Status		
	CNVss = Vss	CNVss = Vcc	
		BYTE = Vss	BYTE = Vcc
P0	Input port (floating)	Data input (floating)	Data input (floating)
P1	Input port (floating)	Data input (floating)	Input port (floating)
P2, P3, P40 to P43	Input port (floating)	Address output (undefined)	Address output (undefined)
P44	Input port (floating)	$\overline{\text{CS0}}$ output ( H level is output)	$\overline{\text{CS0}}$ output ( H level is output)
P45 to P47	Input port (floating)	Input port (floating) (pull-up resistor is on)	Input port (floating) (pull-up resistor is on)
P50	Input port (floating)	$\overline{\text{WR}}$ output ( H level is output)	$\overline{\text{WR}}$ output ( H level is output)
P51	Input port (floating)	$\overline{\text{BHE}}$ output (undefined)	$\overline{\text{BHE}}$ output (undefined)
P52	Input port (floating)	$\overline{\text{RD}}$ output ( H level is output)	$\overline{\text{RD}}$ output ( H level is output)
P53	Input port (floating)	BCLK output	BCLK output
P54	Input port (floating)	$\overline{\text{HLDA}}$ output (The output value depends on the input to the HOLD pin)	$\overline{\text{HLDA}}$ output (The output value depends on the input to the HOLD pin)
P55	Input port (floating)	$\overline{\text{HOLD}}$ input (floating)	$\overline{\text{HOLD}}$ input (floating)
P56	Input port (floating)	ALE output ( L level is output)	ALE output ( L level is output)
P57	Input port (floating)	$\overline{\text{RDY}}$ input (floating)	$\overline{\text{RDY}}$ input (floating)
P6, P7, P80 to P84, P86, P87, P9, P10	Input port (floating)	Input port (floating)	Input port (floating)

Reset

(1) Processor mode register 0 (Note)	(0004 <sub>16</sub> )...	00 <sub>16</sub>	(28) UART2 receive interrupt control register	(0050 <sub>16</sub> )...	XXXXXXXX?000
(2) Processor mode register 1	(0005 <sub>16</sub> )...	00000?XXXX	(29) UART0 transmit interrupt control register	(0051 <sub>16</sub> )...	XXXXXXXX?000
(3) System clock control register 0	(0006 <sub>16</sub> )...	0100010000	(30) UART0 receive interrupt control register	(0052 <sub>16</sub> )...	XXXXXXXX?000
(4) System clock control register 1	(0007 <sub>16</sub> )...	0010000000	(31) UART1 transmit interrupt control register	(0053 <sub>16</sub> )...	XXXXXXXX?000
(5) Chip select control register	(0008 <sub>16</sub> )...	0000000001	(32) UART1 receive interrupt control register	(0054 <sub>16</sub> )...	XXXXXXXX?000
(6) Address match interrupt enable register	(0009 <sub>16</sub> )...	XXXXXXXX00	(33) Timer A0 interrupt control register	(0055 <sub>16</sub> )...	XXXXXXXX?000
(7) Protect register	(000A <sub>16</sub> )...	XXXXXXXX00	(34) Timer A1 interrupt control register	(0056 <sub>16</sub> )...	XXXXXXXX?000
(8) Watchdog timer control register	(000F <sub>16</sub> )...	0000??????	(35) Timer A2 interrupt control register	(0057 <sub>16</sub> )...	XXXXXXXX?000
(9) Address match interrupt register 0	(0010 <sub>16</sub> )...	00 <sub>16</sub>	(36) Timer A3 interrupt control register	(0058 <sub>16</sub> )...	XXXXXXXX?000
	(0011 <sub>16</sub> )...	00 <sub>16</sub>	(37) Timer A4 interrupt control register	(0059 <sub>16</sub> )...	XXXXXXXX?000
	(0012 <sub>16</sub> )...	XXXXXXXX0000	(38) Timer B0 interrupt control register	(005A <sub>16</sub> )...	XXXXXXXX?000
(10) Address match interrupt register 1	(0014 <sub>16</sub> )...	00 <sub>16</sub>	(39) Timer B1 interrupt control register	(005B <sub>16</sub> )...	XXXXXXXX?000
	(0015 <sub>16</sub> )...	00 <sub>16</sub>	(40) Timer B2 interrupt control register	(005C <sub>16</sub> )...	XXXXXXXX?000
	(0016 <sub>16</sub> )...	XXXXXXXX0000	(41) INT0 interrupt control register	(005D <sub>16</sub> )...	XXXX00?000
(11) DMA0 control register	(002C <sub>16</sub> )...	000000?000	(42) INT1 interrupt control register	(005E <sub>16</sub> )...	XXXX00?000
(12) DMA1 control register	(003C <sub>16</sub> )...	000000?000	(43) INT2 interrupt control register	(005F <sub>16</sub> )...	XXXX00?000
(13) CAN0/1 wake up interrupt control register	(0041 <sub>16</sub> )...	XXXXXXXX?000	(44) Timer B3,4,5 count start flag	(01C0 <sub>16</sub> )...	00 <sub>16</sub>
(14) CAN0 receive successful interrupt control register	(0042 <sub>16</sub> )...	XXXXXXXX?000	(45) Three-phase PWM control register 0	(01C8 <sub>16</sub> )...	00 <sub>16</sub>
(15) CAN0 transmit successful interrupt control register	(0043 <sub>16</sub> )...	XXXXXXXX?000	(46) Three-phase PWM control register 1	(01C9 <sub>16</sub> )...	00 <sub>16</sub>
(16) INT3 interrupt control register	(0044 <sub>16</sub> )...	XXXX00?000	(47) Three-phase output buffer register 0	(01CA <sub>16</sub> )...	00 <sub>16</sub>
(17) Timer B5 interrupt control register	(0045 <sub>16</sub> )...	XXXXXXXX?000	(48) Three-phase output buffer register 1	(01CB <sub>16</sub> )...	00 <sub>16</sub>
(18) Timer B4 interrupt control register	(0046 <sub>16</sub> )...	XXXXXXXX?000	(49) Timer B3 mode register	(01DB <sub>16</sub> )...	000?XXXX0000
(19) Timer B3 interrupt control register	(0047 <sub>16</sub> )...	XXXXXXXX?000	(50) Timer B4 mode register	(01DC <sub>16</sub> )...	000?XXXX0000
(20) CAN1 receive successful interrupt control register	(0048 <sub>16</sub> )...	XXXX00?000	(51) Timer B5 mode register	(01DD <sub>16</sub> )...	000?XXXX0000
(21) CAN1 transmit successful interrupt control register	(0049 <sub>16</sub> )...	XXXX00?000	(52) Interrupt cause select register0	(01DE <sub>16</sub> )...	XXXXXXXXXX00
(22) Bus collision detection interrupt control register	(004A <sub>16</sub> )...	XXXXXXXX?000	(53) Interrupt cause select register1	(01DF <sub>16</sub> )...	00 <sub>16</sub>
(23) DMA0 interrupt control register	(004B <sub>16</sub> )...	XXXXXXXX?000	(54) SI/O3 control register	(01E2 <sub>16</sub> )...	40 <sub>16</sub>
(24) DMA1 interrupt control register	(004C <sub>16</sub> )...	XXXXXXXX?000	(55) UART2 special mode register	(01F7 <sub>16</sub> )...	00 <sub>16</sub>
(25) CAN0/1 state/error interrupt control register	(004D <sub>16</sub> )...	XXXXXXXX?000	(56) UART2 transmit/receive mode register	(01F8 <sub>16</sub> )...	00 <sub>16</sub>
(26) A-D conversion interrupt control register	(004E <sub>16</sub> )...	XXXXXXXX?000	(57) UART2 transmit/receive control register 0	(01FC <sub>16</sub> )...	0000010000
(27) UART2 transmit interrupt control register	(004F <sub>16</sub> )...	XXXXXXXX?000	(58) UART2 transmit/receive control register 1	(01FD <sub>16</sub> )...	0000000100

x : Nothing is mapped to this bit  
? : Undefined

The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set.

Note: When the VCC level is applied to the CNVSS pin, it is 0316 at a reset.

Figure 4-3. Device's internal status after a reset is cleared

Reset

(59)CAN0 message control register 0	(0200 <sub>16</sub> )...	00 <sub>16</sub>	(84)CAN1 message control register 0	(0220 <sub>16</sub> )...	00 <sub>16</sub>
(60)CAN0 message control register 1	(0201 <sub>16</sub> )...	00 <sub>16</sub>	(85)CAN1 message control register 1	(0221 <sub>16</sub> )...	00 <sub>16</sub>
(61)CAN0 message control register 2	(0202 <sub>16</sub> )...	00 <sub>16</sub>	(86)CAN1 message control register 2	(0222 <sub>16</sub> )...	00 <sub>16</sub>
(62)CAN0 message control register 3	(0203 <sub>16</sub> )...	00 <sub>16</sub>	(87)CAN1 message control register 3	(0223 <sub>16</sub> )...	00 <sub>16</sub>
(63)CAN0 message control register 4	(0204 <sub>16</sub> )...	00 <sub>16</sub>	(88)CAN1 message control register 4	(0224 <sub>16</sub> )...	00 <sub>16</sub>
(64)CAN0 message control register 5	(0205 <sub>16</sub> )...	00 <sub>16</sub>	(89)CAN1 message control register 5	(0225 <sub>16</sub> )...	00 <sub>16</sub>
(65)CAN0 message control register 6	(0206 <sub>16</sub> )...	00 <sub>16</sub>	(90)CAN1 message control register 6	(0226 <sub>16</sub> )...	00 <sub>16</sub>
(66)CAN0 message control register 7	(0207 <sub>16</sub> )...	00 <sub>16</sub>	(91)CAN1 message control register 7	(0227 <sub>16</sub> )...	00 <sub>16</sub>
(67)CAN0 message control register 8	(0208 <sub>16</sub> )...	00 <sub>16</sub>	(92)CAN1 message control register 8	(0228 <sub>16</sub> )...	00 <sub>16</sub>
(68)CAN0 message control register 9	(0209 <sub>16</sub> )...	00 <sub>16</sub>	(93)CAN1 message control register 9	(0229 <sub>16</sub> )...	00 <sub>16</sub>
(69)CAN0 message control register 10	(020A <sub>16</sub> )...	00 <sub>16</sub>	(94)CAN1 message control register 10	(022A <sub>16</sub> )...	00 <sub>16</sub>
(70)CAN0 message control register 11	(020B <sub>16</sub> )...	00 <sub>16</sub>	(95)CAN1 message control register 11	(022B <sub>16</sub> )...	00 <sub>16</sub>
(71)CAN0 message control register 12	(020C <sub>16</sub> )...	00 <sub>16</sub>	(96)CAN1 message control register 12	(022C <sub>16</sub> )...	00 <sub>16</sub>
(72)CAN0 message control register 13	(020D <sub>16</sub> )...	00 <sub>16</sub>	(97)CAN1 message control register 13	(022D <sub>16</sub> )...	00 <sub>16</sub>
(73)CAN0 message control register 14	(020E <sub>16</sub> )...	00 <sub>16</sub>	(98)CAN1 message control register 14	(022E <sub>16</sub> )...	00 <sub>16</sub>
(74)CAN0 message control register 15	(020F <sub>16</sub> )...	00 <sub>16</sub>	(99)CAN1 message control register 15	(022F <sub>16</sub> )...	00 <sub>16</sub>
(75)CAN0 control register	(0210 <sub>16</sub> )...	0 0 0 0 0 0 0 1	(100)CAN1 control register	(0230 <sub>16</sub> )...	0 0 0 0 0 0 0 1
	(0211 <sub>16</sub> )...	00 <sub>16</sub>		(0231 <sub>16</sub> )...	00 <sub>16</sub>
(76)CAN0 status register	(0212 <sub>16</sub> )...	00 <sub>16</sub>	(101)CAN1 status register	(0232 <sub>16</sub> )...	00 <sub>16</sub>
	(0213 <sub>16</sub> )...	0 0 0 0 0 0 0 1		(0233 <sub>16</sub> )...	0 0 0 0 0 0 0 1
(77)CAN0 slot status register	(0214 <sub>16</sub> )...	00 <sub>16</sub>	(102)CAN1 slot status register	(0234 <sub>16</sub> )...	00 <sub>16</sub>
	(0215 <sub>16</sub> )...	00 <sub>16</sub>		(0235 <sub>16</sub> )...	00 <sub>16</sub>
(78)CAN0 interrupt control register	(0216 <sub>16</sub> )...	00 <sub>16</sub>	(103)CAN1 interrupt control register	(0236 <sub>16</sub> )...	00 <sub>16</sub>
	(0217 <sub>16</sub> )...	00 <sub>16</sub>		(0237 <sub>16</sub> )...	00 <sub>16</sub>
(79)CAN0 ExtID register	(0218 <sub>16</sub> )...	00 <sub>16</sub>	(104)CAN1 ExtID register	(0238 <sub>16</sub> )...	00 <sub>16</sub>
	(0219 <sub>16</sub> )...	00 <sub>16</sub>		(0239 <sub>16</sub> )...	00 <sub>16</sub>
(80)CAN0 configuration register	(021A <sub>16</sub> )...	XX <sub>16</sub>	(105)CAN1 configuration register	(023A <sub>16</sub> )...	XX <sub>16</sub>
	(021B <sub>16</sub> )...	XX <sub>16</sub>		(023B <sub>16</sub> )...	XX <sub>16</sub>
(81)CAN0 REC register	(021C <sub>16</sub> )...	00 <sub>16</sub>	(106)CAN1 REC register	(023C <sub>16</sub> )...	00 <sub>16</sub>
(82)CAN0 TEC register	(021D <sub>16</sub> )...	00 <sub>16</sub>	(107)CAN1 TEC register	(023D <sub>16</sub> )...	00 <sub>16</sub>
(83)CAN0 time stamp register	(021E <sub>16</sub> )...	00 <sub>16</sub>	(108)CAN1 time stamp register	(023E <sub>16</sub> )...	00 <sub>16</sub>

x : Nothing is mapped to this bit  
? : Undefined

The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set.

Figure 4-4. Device's internal status after a reset is cleared

Reset

(109) Peripheral function clock select register	(025E16)...	0016	(136) A-D control register 0	(03D616)...	0 0 0 0 0 0 ? ? ?
(110) CAN0/1 clock select register	(025F16)...	XXXXXXXX00	(137) A-D control register 1	(03D716)...	0016
(111) Count start flag	(038016)...	0016	(138) D-A control register	(03DC16)...	0016
(112) Clock prescaler reset flag	(038116)...	0XXXXXXXXX	(139) Port P0 direction register	(03E216)...	0016
(113) One-shot start flag	(038216)...	00XXXX0000	(140) Port P1 direction register	(03E316)...	0016
(114) Trigger select flag	(038316)...	0016	(141) Port P2 direction register	(03E616)...	0016
(115) Up-down flag	(038416)...	0016	(142) Port P3 direction register	(03E716)...	0016
(116) Timer A0 mode register	(039616)...	0016	(143) Port P4 direction register	(03EA16)...	0016
(117) Timer A1 mode register	(039716)...	0016	(144) Port P5 direction register	(03EB16)...	0016
(118) Timer A2 mode register	(039816)...	0016	(145) Port P6 direction register	(03EE16)...	0016
(119) Timer A3 mode register	(039916)...	0016	(146) Port P7 direction register	(03EF16)...	0016
(120) Timer A4 mode register	(039A16)...	0016	(147) Port P8 direction register	(03F216)...	0 0 X 0 0 0 0 0 0
(121) Timer B0 mode register	(039B16)...	0 0 ? X 0 0 0 0	(148) Port P9 direction register	(03F316)...	0016
(122) Timer B1 mode register	(039C16)...	0 0 ? X 0 0 0 0	(149) Port P10 direction register	(03F616)...	0016
(123) Timer B2 mode register	(039D16)...	0 0 ? X 0 0 0 0	(150) Pull-up control register 0	(03FC16)...	0016
(124) UART0 transmit/receive mode register	(03A016)...	0016	(151) Pull-up control register 1 (Note)	(03FD16)...	0016
(125) UART0 transmit/receive control register 0(03A416)...	(03A416)...	0 0 0 0 1 0 0 0	(152) Pull-up control register 2	(03FE16)...	0016
(126) UART0 transmit/receive control register 1(03A516)...	(03A516)...	0 0 0 0 0 0 1 0	(153) Port control register	(03FF16)...	0016
(127) UART1 transmit/receive mode register	(03A816)...	0016	(154) Data registers (R0/R1/R2/R3)		000016
(128) UART1 transmit/receive control register 0(03AC16)...	(03AC16)...	0 0 0 0 1 0 0 0	(155) Address registers (A0/A1)		000016
(129) UART1 transmit/receive control register 1(03AD16)...	(03AD16)...	0 0 0 0 0 0 1 0	(156) Frame base register (FB)		0000016
(130) UART transmit/receive control register 2	(03B016)...	XXXXXXXX0000	(157) Interrupt table register (INTB)		000016
(131) Flash memory control register 2	(03B616)...	XXXXXXXX0X	(158) User stack pointer (USP)		000016
(132) Flash memory control register	(03B716)...	XXXX000001	(159) Interrupt stack pointer (ISP)		000016
(133) DMA0 cause select register	(03B816)...	0016	(160) Static base register (SB)		000016
(134) DMA1 cause select register	(03BA16)...	0016	(161) Flag register (FLG)		000016
(135) A-D control register 2	(03D416)...	XXXXXXXX0000			

x : Nothing is mapped to this bit  
? : Undefined

The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set.

Note: When the VCC level is applied to the CNVSS pin, it is 0216 at a reset.

Figure 4-5. Device's internal status after a reset is cleared

Software Reset

Writing "1" to bit 3 of the processor mode register 0 (address 000416) applies a (software) reset to the microcomputer. A software reset has almost the same effect as a hardware reset. The contents of internal RAM are preserved.

## Clock Generating Circuit

### Clock Generating Circuit


The clock generating circuit contains two oscillator circuits that supply the operating clock sources to the CPU and internal peripheral units.

**Table 5-1. Main clock and sub clock generating circuits**


	Main clock generating circuit	Sub clock generating circuit
Use of clock	<ul style="list-style-type: none"> <li>• CPU's operating clock source</li> <li>• Internal peripheral units' operating clock source</li> </ul>	<ul style="list-style-type: none"> <li>• CPU's operating clock source</li> <li>• Timer A/B's count clock source</li> </ul>
Usable oscillator	Ceramic or crystal oscillator	Crystal oscillator
Pins to connect oscillator	XIN, XOUT	XCIN, XCOUT
Oscillation stop/restart function	Available	Available
Oscillator status immediately after reset	Oscillating	Stopped
Other	Externally derived clock can be input	

### Example of oscillator circuit

Figure 5-1 shows some examples of the main clock circuit, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Figure 5-2 shows some examples of sub clock circuits, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Circuit constants in Figures 5-1 and 5-2 vary with each oscillator used. Use the values recommended by the manufacturer of your oscillator.



**Figure 5-1. Examples of main clock**



**Figure 5-2. Examples of sub clock**

## Clock Generating Circuit

A ring oscillator is built in the microcomputer. You can use it, instead of Xin, as a main clock by setup of the bit 1 of the oscillation stop detect register. You can use it when for example at such a wait time as executing confirmation of port value only. At this time, the frequency generated by the ring oscillator is low enough, compared to Xin, to realize a low power consumption.

### Clock Control

Figure 5-3 shows the block diagram of the clock generating circuit.




Figure 5-3. Clock generating circuit

## Clock Generating Circuit

---

The following paragraphs describe the clocks generated by the clock generating circuit.

### (1) Main clock

The main clock is generated by the main clock oscillation circuit. After a reset, the clock is divided by 8 to form the BCLK. The clock can be stopped using the main clock stop bit (bit 5 at address 0006<sub>16</sub>). Stopping the clock reduces the power consumption.

After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the XOUT pin can be reduced using the XIN-XOUT drive capacity select bit (bit 5 at address 0007<sub>16</sub>). Reducing the drive capacity of the XOUT pin reduces the power consumption. This bit defaults to "1" when shifting to stop mode and after a reset.

You can switch over from the main clock to the ring oscillator by changing the value of the main clock switch bit (bit 5 at address 000C<sub>16</sub>).

### (2) Sub clock

The sub clock is generated by the sub clock oscillation circuit. No sub clock is generated after a reset. After oscillation is started using the port Xc select bit (bit 4 at address 0006<sub>16</sub>), the sub clock can be selected as the BCLK by using the system clock select bit (bit 7 at address 0006<sub>16</sub>). However, be sure that the sub clock oscillation has fully stabilized before switching.

After the oscillation of the sub clock oscillation circuit has stabilized, the drive capacity of the XCOUT pin can be reduced using the XCIN-XCOUT drive capacity select bit (bit 3 at address 0006<sub>16</sub>). Reducing the drive capacity of the XCOUT pin reduces the power consumption. This bit changes to "1" when shifting to stop mode and at a reset.

### (3) BCLK

The BCLK is the clock that drives the CPU and the watchdog timer, i.e. the internal clock  $\phi$ , and is either the main clock or fc or is derived by dividing the main clock by 2, 4, 8, or 16. After a reset the BCLK is derived by dividing the main clock by 8.

When shifting to stop mode, the main clock division select bit (bit 6 at 0006<sub>16</sub>) is set to "1".

### (4) Peripheral function clocks

- f2, f8, f32, f2SIO2, f8SIO2, f32SIO2

The clock for the peripheral devices is derived by dividing the main clock by 2(or no division), 8 or 32. The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at 0006<sub>16</sub>) to "1" and then executing a WAIT instruction.

As to f2 and f2SIO2, you can select division by 2 or no division by changing the value of the peripheral function clock select register. Select the mode without division only when Xin is 16 MHz or lower.

- f2AD

This clock is derived by dividing the main clock by 2(or no division) and is used for A-D conversion. You can select division by 2 or no division by changing the value of the peripheral function clock select register.

- fCAN0 ,fCAN1

These clocks are derived by dividing the main clock by 1, 2, 4, 8 or 16 and they are used for the corresponding CAN module.

### (5) fc32

This clock is derived by dividing the sub clock by 32. It is used for the timer A and timer B counts.

### (6) fc

This clock has the same frequency as the sub clock. It may be selected as the BCLK and for the watchdog timer.



## Clock Generating Circuit

Figure 5-4 shows the system clock control registers 0 and 1.




Figure 5-4. Clock control registers 0 and 1

Clock Generating Circuit

Figure 5-5 shows the CAN0/1 clock select register and Figure 5-6 shows the peripheral function clock select register.




Figure 5-5. CAN0/1 clock select register




Figure 5-6. Peripheral function clock select register

## Clock Generating Circuit

### Clock Output

In single-chip mode, the clock output function select bits (bits 0 and 1 at address 000616) enable f8, f32, or fc to be output from the P57/CLKOUT pin. When the WAIT peripheral function clock stop bit (bit 2 at address 000616) is set to "1", the output of f8 and f32 stops when a WAIT instruction is executed.

### Stop Mode

Writing "1" to the all-clock stop control bit (bit 0 at address 000716) stops all oscillation and the microcomputer enters stop mode. In stop mode, the content of the internal RAM is retained provided that VCC remains above 2V.

Because the oscillation of BCLK, f2 to f32, fc, fc32, fCAN0, fCAN1 and fAD2 stops in stop mode, peripheral functions such as the A-D converter and watchdog timer do not function. However, timer A and timer B operate provided that the event counter mode is set to an external pulse, and UARTi(i = 0 to 2) functions provided an external clock is selected. Table 5-2 shows the status of the ports in stop mode.

Stop mode is cancelled by a hardware reset or interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first have been enabled.

When shifting to stop mode, the main clock division select bit 0 (bit 6 at 000616) is set to "1".

**Table 5-2. Port status during stop mode**

Pin		Memory expansion mode Microprocessor mode	Single-chip mode
Address bus, data bus, $\overline{CS0}$ to $\overline{CS3}$		Retains status before stop mode	/
$\overline{RD}$ , $\overline{WR}$ , $\overline{BHE}$ , $\overline{WRL}$ , $\overline{WRH}$		"H"	
$\overline{HLDA}$ , BCLK		"H"	
ALE		"H"	
Port		Retains status before stop mode	
CLKOUT	When fc selected	Valid only in single-chip mode	"H"
	When f8, f32 selected	Valid only in single-chip mode	Retains status before stop mode

## Wait Mode

### Wait Mode

When a WAIT instruction is executed, the BCLK stops and the microcomputer enters the wait mode. In this mode, oscillation continues but the BCLK and watchdog timer may be stopped under certain conditions. Refer to the section describing the watchdog timer. Writing "1" to the WAIT peripheral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power consumption to be reduced. Table 5-3 shows the status of the ports in wait mode.

Wait mode is cancelled by a hardware reset or interrupt. If an interrupt is used to cancel wait mode, the microcomputer restarts using as BCLK the clock that had been selected when the WAIT instruction was executed.

**Table 5-3. Port status during wait mode**

Pin		Memory expansion mode Microprocessor mode	Single-chip mode
Address bus, data bus, $\overline{CS0}$ to $\overline{CS3}$		Retains status before wait mode	/
$\overline{RD}$ , $\overline{WR}$ , $\overline{BHE}$ , $\overline{WRL}$ , $\overline{WRH}$		"H"	
$\overline{HLDA}$		"H"	
BCLK		"H" (Note)	
ALE		"H"	
Port		Retains status before wait mode	Retains status before wait mode
CLKOUT	When f <sub>c</sub> selected	Valid only in single-chip mode	Does not stop
	When f <sub>8</sub> , f <sub>32</sub> selected	Valid only in single-chip mode	Does not stop when the WAIT peripheral function clock stop bit is "0". When the WAIT peripheral function clock stop bit is "1", the status immediately prior to entering wait mode is maintained.

Note: BCLK is "H" only when the watchdog timer is stopped. Refer to the watchdog timer section for more information

## Status Transition of BCLK

### Status Transition Of BCLK

Power consumption can be reduced and low-voltage operation achieved by changing the count source for BCLK. Table 5-4 shows the operating modes corresponding to the settings of system clock control registers 0 and 1.

After a reset, operation defaults to division by 8 mode. When shifting to stop mode, the main clock division select bit 0 (bit 6 at address 000616) is set to "1". The following shows the operational modes of BCLK.

#### (1) Division by 2 mode

The main clock is divided by 2 to obtain the BCLK.

#### (2) Division by 4 mode

The main clock is divided by 4 to obtain the BCLK.

#### (3) Division by 8 mode

The main clock is divided by 8 to obtain the BCLK. Note that oscillation of the main clock must have stabilized before transferring from this mode to another mode.

#### (4) Division by 16 mode

The main clock is divided by 16 to obtain the BCLK.

#### (5) No-division mode

The main clock is used as BCLK.

#### (6) Low-speed mode

fc is used as BCLK. Note that oscillation of both the main and sub clocks must have stabilized before transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the sub clock starts. Therefore, the program must be written to wait until this clock has stabilized immediately after powering up and after stop mode is cancelled.

#### (7) Low power consumption mode

fc is the BCLK and the main clock is stopped.

#### (8) Ring oscillator mode

What the ring oscillator generates is the BCLK. You can use it by dividing it by 2, 4, 8 or 16, and also no division is possible.

**Table 5-4. Operating modes dictated by settings of system clock control registers 0 and 1**

CM17	CM16	CM07	CM06	CM05	CM04	Operating mode of BCLK
0	1	0	0	0	Invalid	Division by 2 mode
1	0	0	0	0	Invalid	Division by 4 mode
Invalid	Invalid	0	1	0	Invalid	Division by 8 mode
1	1	0	0	0	Invalid	Division by 16 mode
0	0	0	0	0	Invalid	No-division mode
Invalid	Invalid	1	Invalid	0	1	Low-speed mode
Invalid	Invalid	1	Invalid	1	1	Low power consumption mode

## Power Control

---

### Power Control

The following is a description of the three available power control modes:

#### Modes

Power control is available in three modes.

##### (1) Normal operation mode

- **High-speed mode**

Divide-by 1 frequency of the main clock becomes the BCLK. The CPU operates with the internal clock selected. Each peripheral function operates according to its assigned clock.

- **Medium-speed mode**

Divide-by-2, divide by-4 divide-by-8 or divide-by-16 frequency of the main clock becomes the BCLK. The CPU operates according to the internal clock selected. Each peripheral function operates according to its assigned clock.

- **Low-speed mode**

fc becomes the BCLK. The CPU operates according to the fc clock selected. The fc clock is supplied by the secondary clock. Each peripheral function operates according to its assigned clock.

- **Low power consumption mode**

The main clock operating in low-speed mode is stopped. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. The only peripheral functions that operate are those with the sub-clock selected as the count source.

- **Ring oscillator mode**

The ring oscillator replaces  $X_{IN}$ . No-division-, divide-by-2-, 4-, 8- or 16 mode can be selected by changing the values in CM06, CM16 and CM17. The higher the division ratio is, the lower power consumption. The clock driver of  $X_{IN}$  can be stopped by changing the value of the main clock stop bit to "0" when the CPU operates using the ring oscillator. Through this the power consumption will be still lower.

##### (2) Wait mode

The CPU operation is stopped. The oscillator does not stop.

##### (3) Stop mode

All oscillators stop. The CPU and all built-in peripheral functions stop. This mode, among the three modes listed here, is the most effective in reducing power consumption.

Figure 5-7 shows the state transition of power control modes.

Power Control




Figure 5-7. State transition diagram of power control mode

## Oscillation Stop Detection Function


### Oscillation Stop Detection Function

This function is for detecting an abnormal stop of the clock which is caused by open- and/or short circuit of the Xin oscillation circuit. When it detects an oscillation stop, it generates either an internal reset or an oscillation stop detection interrupt. The selection depends on the value in the bit 7 of the oscillation stop detection register ( $000C_{16}$ ). When an oscillation stop detection interrupt is generated, the ring oscillator which is built in the microcomputer starts oscillation automatically, which is used as the system clock instead of Xin. Through this an interrupt operation is enabled.

You can set the function to valid/invalid by changing the value in the bit 0 of the oscillation stop detection register. The function is valid when the bit is "1". However, the value of the bit after reset release is "0", so the function is invalid.

**Table 5-5. Outline of specification of the oscillation stop detection function**

Item	Specification
Clock and Frequency	Xin is 2 Mhz or more.
Condition	The oscillation stop detection bit (bit 0 at $000C_{16}$ ) is "1".
Operation when detected an oscillation stop	#Generates an internal reset (when the bit 7 at $000C_{16}$ is "0") #Generates an oscillation stop detection interrupt (when the bit 7 at $000C_{16}$ is "1")
In the stop-mode	Write "0" in the oscillation stop detection bit before setup of the stop-mode to set the oscillation stop detection function to "invalid". Write "1" in the bit after stop-mode release.



**Figure 5-8. Structure of the oscillation stop detection circuit**



## Oscillation Stop Detection Function




Figure 5-9. Structure of the oscillation stop detection register

## Oscillation Stop Detection Function

---

### Oscillation stop detection bit (CM20)

You can start the oscillation stop detection by setting this bit to "1". The detection is not executed when this bit is set to "0" or in reset status. Be sure to set this bit to "0" before setting for the stop-mode. Set this bit again to "1" after release from stop-mode. This is because it is necessary to cancel the oscillation stop detection function due to a certain period of unstable oscillation after release from stop-mode. Set this bit to "0" also before setting the main clock stop bit (bit 5 at 0006<sub>16</sub>) to "1".

Do not set this bit to "1" if the frequency of Xin is lower than 2 MHz.

### Main clock switch bit (CM21)

You can use the ring oscillator as a system clock by setting this bit to "1". When this bit is "0", the ring oscillator is not in operation. For more explanation, see the section of the clock generating circuit.

### Oscillation stop detection status (CM22)

You can see the status of the oscillation stop detection. When this bit is "1", an oscillation stop is detected. For usage of this bit, see the explanation on CM27.

### Clock monitor bit (CM23)

You can see the operation status of the Xin clock. When this bit is "1", Xin is operating correctly. You can check the operation status of Xin when an oscillation stop detection interrupt is generated.

### Operation select (when an oscillation stop is detected) bit (CM27)

(1) Operation when internal reset is selected (CM27 is set to "0".)

An internal reset is generated when an abnormal stop of Xin is detected. The microcomputer stops in reset status and does not operate further.

Note: Release from this status is only possible through an external reset. However, in case of a defect Xin clock, further operation cannot be compensated.

See Table 5-6 for status of each port after an internal reset is generated.

(2) Operation when oscillation stop detection interrupt is selected (CM27 is set to "1".)

An oscillation stop detection interrupt is generated when an abnormal stop of Xin is detected. The ring oscillator starts operation instead of the Xin clock which stopped abnormally. The operation goes further with the supply from the ring oscillator. For the oscillation stop detection interrupt judgment on the interrupt condition is necessary, because this interrupt shares the vector table with watchdog timer interrupt. Use the oscillation stop detection status (CM22) for the judgment. Figure 5-10 shows the flow of the judgment.

## Oscillation Stop Detection Function

Table 5-6. Port status after an internal reset is generated

Pin name	Pin Status		
	Single-chip mode	Microprocessor mode/Memory expansion mode	
		BYTE = VSS	BYTE = Vcc
P0	Input port (floating)	Data input (floating)	Data input (floating)
P1	Input port (floating)	Data input (floating)	Input port (floating)
P2, P3, P4 <sub>0</sub> to P4 <sub>3</sub>	Input port (floating)	Address output (undefined)	Address output (undefined)
P4 <sub>4</sub>	Input port (floating)	$\overline{CS0}$ output ("H" level output)	$\overline{CS0}$ output ("H" level output)
P4 <sub>5</sub> to P4 <sub>7</sub>	Input port (floating)	Input port (floating) (Pull-up resistance is ON.)	Input port (floating) (Pull-up resistance is ON.)
P5 <sub>0</sub>	Input port (floating)	$\overline{WR}$ output ("H" level output)	$\overline{WR}$ output ("H" level output)
P5 <sub>1</sub>	Input port (floating)	$\overline{BHE}$ output (undefined)	$\overline{BHE}$ output (undefined)
P5 <sub>2</sub>	Input port (floating)	$\overline{RD}$ output ("H" level output)	$\overline{RD}$ output ("H" level output)
P5 <sub>3</sub>	Input port (floating)	BCLK output	BCLK output
P5 <sub>4</sub>	Input port (floating)	$\overline{HLDA}$ output (Output value depends on HOLD pin input.)	$\overline{HLDA}$ output (Output value depends on HOLD pin put.)
P5 <sub>5</sub>	Input port (floating)	HOLD input (floating)	HOLD input (floating)
P5 <sub>6</sub>	Input port (floating)	ALE output ("L" level output)	ALE output ("L" level output)
P5 <sub>7</sub>	Input port (floating)	$\overline{RDY}$ input (floating)	$\overline{RDY}$ input (floating)
P6, P7, P8 <sub>0</sub> to P8 <sub>4</sub> P8 <sub>6</sub> , P8 <sub>7</sub> , P9, P10	Input port (floating)	Input port (floating)	Input port (floating)





Figure 5-10. Flow of the judgment

## Interrupts

### Overview of Interrupt

#### Type of Interrupts

Figure 6-1 lists the types of interrupts.



**Figure 6-1. Classification of interrupts**

- Maskable interrupt : An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority **can be changed** by priority level.
- Non-maskable interrupt : An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority **cannot be changed** by priority level.

## Interrupts

---

### Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

- **Undefined instruction interrupt**

An undefined instruction interrupt occurs when executing the UND instruction.

- **Overflow interrupt**

An overflow interrupt occurs when executing the INTO instruction with the overflow flag (O flag) set to "1". The following are instructions whose O flag changes by arithmetic:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

- **BRK interrupt**

A BRK interrupt occurs when executing the BRK instruction.

- **INT interrupt**

An INT interrupt occurs when assigning one of software interrupt numbers 0 through 63 and executing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral interrupt I/O interrupts, so executing the INT instruction allows executing the same interrupt routine that a peripheral I/O interrupt does.

The stack pointer (SP) used for the INT interrupt is dependent on which software interrupt number is involved.

So far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack pointer assignment flag (U flag) when it accepts an interrupt request. It changes the U flag to "0" and selects the interrupt stack pointer (ISP), and then executes an interrupt sequence. When returning from the interrupt routine, the U flag is returned to the state it was before the acceptance of interrupt request. So far as software numbers 32 through 63 are concerned, the stack pointer does not make a shift.

## Interrupts

---

### Hardware Interrupts

Hardware interrupts are classified into two types - special interrupts and peripheral I/O interrupts.

#### (1) Special interrupts

Special interrupts are non-maskable interrupts.

- **Reset**

Reset occurs if an "L" is input to the  $\overline{\text{RESET}}$  pin.

- **$\overline{\text{NMI}}$  interrupt**

An  $\overline{\text{NMI}}$  interrupt occurs if an "L" is input to the  $\overline{\text{NMI}}$  pin.

- **$\overline{\text{DBC}}$  interrupt**

This interrupt is exclusively for the debugger, do not use it in other circumstances.

- **Watchdog timer interrupt/Oscillation stop detection interrupt**

Generated by the watchdog timer or upon oscillation stop detection.

- **Single-step interrupt**

This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D flag) set to "1", a single-step interrupt occurs after one instruction is executed.

- **Address match interrupt**

An address match interrupt occurs immediately before the instruction held in the address indicated by the address match interrupt register is executed with the address match interrupt enable bit set to "1". If an address other than the first address of the instruction in the address match interrupt register is no address match interrupt occurs. For address match interrupt, see 2. 11 Address match interrupt.

#### (2) Peripheral I/O interrupts

A peripheral I/O interrupt is generated by one of built-in peripheral functions. Built-in peripheral functions are dependent on classes of products, so the interrupt factors too are dependent on classes of products. The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the INT instruction uses. Peripheral I/O interrupts are maskable interrupts.

- **Bus collision detection interrupt**

This is an interrupt that the serial I/O bus collision detection generates.

- **DMA0 interrupt, DMA1 interrupt**

These are interrupts that DMA generates.

- **Key-input interrupt**

A key-input interrupt occurs if an "L" is input to the  $\overline{\text{KI}}$  pin.

- **A-D conversion interrupt**

This is an interrupt that the A-D converter generates.

- **UART0, UART1, UART2/NACK, CAN0, CAN1, SI/O3, and SI/O4 transmission interrupt**

These are interrupts that the serial I/O transmission generates.

- **UART0, UART1, UART2/ACK, CAN0, CAN1, SI/O3, and SI/O4 reception interrupt**

These are interrupts that the serial I/O reception generates.

- **Timer A0 interrupt through timer A4 interrupt**

These are interrupts that timer A generates.

- **Timer B0 interrupt through timer B5 interrupt**

These are interrupts that timer B generates.

- **$\overline{\text{INT0}}$  interrupt through timer  $\overline{\text{INT5}}$  interrupt**

An  $\overline{\text{INT}}$  interrupt occurs if either a rising edge or a falling edge or both edges are input to the  $\overline{\text{INT}}$  pin.

## Interrupts

### Interrupts and Interrupt Vector Tables

If an interrupt request is accepted, a program branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 6. 2 shows the format for specifying the address.

Two types of interrupt vector tables are available – fixed vector table in which addresses are fixed and variable vector table in which addresses can be varied by the setting.

	MSB	LSB
Vector address + 0	Low address	
Vector address + 1	Mid address	
Vector address + 2	0 0 0 0	High address
Vector address + 3	0 0 0 0	0 0 0 0

Figure 6-2. Format for specifying interrupt vector addresses

#### • Fixed vector tables

The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from  $FFFDC_{16}$  to  $FFFF_{16}$ . One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 6. 1 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.

Table 6-1. Interrupts assigned to the fixed vector tables and addresses of vector tables

Interrupt source	Vector table addresses Address (L) to address (H)	Remarks
Undefined instruction	$FFFDC_{16}$ to $FFFDF_{16}$	Interrupt on UND instruction
Overflow	$FFFE0_{16}$ to $FFFE3_{16}$	Interrupt on INTO instruction
BRK instruction	$FFFE4_{16}$ to $FFFE7_{16}$	If the vector contains $FF_{16}$ , program execution starts from the address shown by the vector in the variable vector table
Address match	$FFFE8_{16}$ to $FFFEB_{16}$	There is an address-matching interrupt enable bit
Single step (Note)	$FFFEC_{16}$ to $FFFEF_{16}$	Do not use
Watchdog timer Oscillation stop detection	$FFFF0_{16}$ to $FFFF3_{16}$	
DBC (Note)	$FFFF4_{16}$ to $FFFF7_{16}$	Do not use
NMI	$FFFF8_{16}$ to $FFFFB_{16}$	External interrupt by input to NMI pin
Reset	$FFFFC_{16}$ to $FFFFF_{16}$	

Note: Interrupts used for debugging purposes only.

## Interrupts

## • Variable vector tables

The addresses in the variable vector table can be modified, according to the user's setting. Indicate the first address using the interrupt table register (INTB). The 256-byte area subsequent to the address the INTB indicates becomes the area for the variable vector tables. One vector table comprises four bytes. Set the first address of the interrupt routine in each vector table. Table 6-2 shows the interrupts assigned to the variable vector tables and addresses of vector tables.

Table 6-2. Interrupt assigned to the variable vector tables and addresses of vector tables

Software interrupt number	Vector table address Address (L) to address (H)	Interrupt source	Remarks
Software interrupt number 0	+0 to +3 (Note 1)	BRK instr.	
Software interrupt number 1	+4 to +7 (Note 1)	CAN0,1 Wake Up	
Software interrupt number 2	+8 to +11 (Note 1)	CAN0 reception	
Software interrupt number 3	+12 to +15 (Note 1)	CAN0 transmission	
Software interrupt number 4	+16 to +19 (Note 1)	$\overline{\text{INT3}}$	
Software interrupt number 5	+20 to +23 (Note 1)	Timer B5	
Software interrupt number 6	+24 to +27 (Note 1)	Timer B4	
Software interrupt number 7	+28 to +31 (Note 1)	Timer B3	
Software interrupt number 8	+32 to +35 (Note 1,2)	CAN1 reception, $\overline{\text{INT5}}$	
Software interrupt number 9	+36 to +39 (Note 1,2)	CAN1 transm., $\overline{\text{INT4}}$ , S I/O3	
Software interrupt number 10	+40 to +43 (Note 1)	Bus collision detection	
Software interrupt number 11	+44 to +47 (Note 1)	DMA0	
Software interrupt number 12	+48 to +51 (Note 1)	DMA1	
Software interrupt number 13	+52 to +55 (Note 1)	CAN0,1 Error int.	
Software interrupt number 14	+56 to +59 (Note 1,2)	A-D Conv., Key input int.	
Software interrupt number 15	+60 to +63 (Note 1,3)	UART2 transmission	
Software interrupt number 16	+64 to +67 (Note 1,3)	UART2 reception	
Software interrupt number 17	+68 to +71 (Note 1)	UART0 transmission	
Software interrupt number 18	+72 to +75 (Note 1)	UART0 reception	
Software interrupt number 19	+76 to +79 (Note 1)	UART1 transmission	
Software interrupt number 20	+80 to +83 (Note 1)	UART1 reception	
Software interrupt number 21	+84 to +87 (Note 1)	Timer A0	
Software interrupt number 22	+88 to +91 (Note 1)	Timer A1	
Software interrupt number 23	+92 to +95 (Note 1)	Timer A2	
Software interrupt number 24	+96 to +99 (Note 1)	Timer A3	
Software interrupt number 25	+100 to +103 (Note 1)	Timer A4	
Software interrupt number 26	+104 to +107 (Note 1)	Timer B0	
Software interrupt number 27	+108 to +111 (Note 1)	Timer B1	
Software interrupt number 28	+112 to +115 (Note 1)	Timer B2	
Software interrupt number 29	+116 to +119 (Note 1)	$\overline{\text{INT0}}$	
Software interrupt number 30	+120 to +123 (Note 1)	$\overline{\text{INT1}}$	
Software interrupt number 31	+124 to +127 (Note 1)	$\overline{\text{INT2}}$	
Software interrupt number 32 to Software interrupt number 63	+128 to +131 (Note 1) to +252 to +255 (Note 1)	Software interrupt	Cannot be masked I flag

Note 1: Address relative to address in interrupt table register (INTB).

Note 2: It is selected by interrupt request cause select registers (IFSR0/1).

Note 3: When IIC mode is selected, NACK and ACK interrupts are selected.



## Interrupts

---

### Interrupt Control

Descriptions are given here regarding how to enable or disable interrupts and how to set the priority to be accepted. What is described here does not apply to non-maskable interrupts.

Enable or disable a maskable interrupt using the interrupt enable flag (I flag), interrupt priority selection bit, or processor interrupt priority level (IPL). Whether an interrupt request is present or absent is indicated by the interrupt request bit. The interrupt request bit and the interrupt priority level selection bit are located in the interrupt control register of each interrupt. Also, the interrupt enable flag (I flag) and the IPL are located in the flag register (FLG).

Figure 6-3 shows the memory map of the interrupt control registers.

Interrupts




Figure 6-3. Interrupt control registers

## Interrupts

### Interrupt Enable Flag (I flag)

The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag to "1" enables all maskable interrupts; setting to "0" disables all maskable interrupts. This flag is set to "0" after reset.

### Interrupt Request Bit

The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is accepted and jumps to the corresponding interrupt vector, the request bit is set to "0" by hardware. The interrupt request bit can also be set to "0" by software. (Do not set this bit to "1".)

### Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)

Set the interrupt priority level using the interrupt priority level select bit, which is one of the component bits of the interrupt control register. When an interrupt request occurs, the interrupt priority level is compared with the IPL. The interrupt is enabled only when the priority level of the interrupt is higher than the IPL. Table 6-3 shows the settings of interrupt priority levels and Table 6-4 shows the interrupt levels enabled, according to the consist of the IPL.

The following are conditions under which an interrupt is accepted.

- interrupt enable flag (I flag) = 1
- interrupt request bit = 1
- interrupt priority level > IPL

The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are independent, and they are not affected by one another.

**Table 6-3. Settings of interrupt priority levels**

Interrupt priority level select bit	Interrupt priority level	Priority order
b2 b1 b0 0 0 0	Level 0 (interrupt disabled)	—————
0 0 1	Level 1	Low ↓ High
0 1 0	Level 2	
0 1 1	Level 3	
1 0 0	Level 4	
1 0 1	Level 5	
1 1 0	Level 6	
1 1 1	Level 7	

**Table 6-3. Interrupt levels enabled according to the contents of the IPL**

IPL	Enabled interrupt priority levels
IPL <sub>2</sub> IPL <sub>1</sub> IPL <sub>0</sub> 0 0 0	Interrupt levels 1 and above are enabled
0 0 1	Interrupt levels 2 and above are enabled
0 1 0	Interrupt levels 3 and above are enabled
0 1 1	Interrupt levels 4 and above are enabled
1 0 0	Interrupt levels 5 and above are enabled
1 0 1	Interrupt levels 6 and above are enabled
1 1 0	Interrupt levels 7 and above are enabled
1 1 1	All maskable interrupts are disabled

## Interrupts

---

### Rewrite the interrupt control register

To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

#### Example 1

```
INT_SWITCH1:
  FCLR      I           ;Disable interrupts.
  AND.B     #00h, 0055h ;Clear TA01C int. priority level and int. request bit.
  NOP
  NOP       ;Four NOP instructions are required when using HOLD function.
  FSET      I           ;Enable interrupts
```

#### Example 2

```
INT_SWITCH2:
  FCLR      I           ;Disable interrupts.
  AND.B     #00h, 0055h ;Clear TA01C int. priority level and int. request bit.
  MOV.W    MEM, R0     ;Dummy read
  FSET      I           ;Enable interrupts
```

#### Example 3

```
INT_SWITCH3:
  PUSHC    FLG         ;Push Flag register onto stack
  FCLR      I           ;Disable interrupts.
  AND.B     #00h, 0055h ;Clear TA01C int. priority level and int. request bit.
  POPCFLG  ;Enable interrupts
```

The reason why two NOP instructions (four when using the HOLD function) or dummy read is inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

When an instruction to rewrite the interrupt control register is executed but the interrupt is disabled, interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions: AND, OR, BCLR, BSET

## Interrupts

### Interrupt Sequence

An interrupt sequence – What are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed – is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

In the interrupt sequence, the processor carries out the following in sequence given:

- (1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address  $00000_{16}$ .
- (2) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU.
- (3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to "0" (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed).
- (4) Saves the content of the temporary register (Note) within the CPU in the stack area.
- (5) Saves the content of the program counter (PC) in the stack area.
- (6) Sets the interrupt priority level of the accepted instruction in the IPL.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.

Note: This register cannot be utilized by the user.

### Interrupt Response Time

'Interrupt response time' is the period between the instant an interrupt occurs and the instant the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 6-4 shows the interrupt response time.




Figure 6-4. Interrupt response time

## Interrupts

Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum required for the DIVX instruction (without wait).


Time (b) is as shown in Table 6-5.

**Table 6-5. Time required for executing the interrupt sequence**

Interrupt vector address	Stack pointer (SP) value	16-Bit bus, without wait	8-Bit bus, without wait
Even	Even	18 cycles (Note 1)	20 cycles (Note 1)
Even	Odd	19 cycles (Note 1)	20 cycles (Note 1)
Odd (Note 2)	Even	19 cycles (Note 1)	20 cycles (Note 1)
Odd (Note 2)	Odd	20 cycles (Note 1)	20 cycles (Note 1)

Note 1: Add 2 cycles in the case of a DBC interrupt; add 1 cycle in the case either of an address coincidence interrupt or of a single-step interrupt.

Note 2: Locate an interrupt vector address in an even address, if possible.



**Figure 6-5. Time required for executing the interrupt sequence**

### Variation of IPL when Interrupt Request is accepted

If an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

If an interrupt request, that does not have an interrupt priority level, is accepted, one of the values shown in Table 6-6 is set in the IPL.

**Table 6-6. Relation between interrupts without interrupt priority levels and IPL**

Interrupt sources without priority levels	Value set in the IPL
Watchdog timer, NMI	7
Reset	0
Other	Not changed

## Interrupts

### Saving Registers

In the interrupt sequence, only the contents of the flag register (FLG) and that of the program counter (PC) are saved in the stack area.

First, the processor saves the four higher-order bits of the program counter, and 4 upper-order bits and 8 lower-order bits of the FLG register, 16 bits in total, in the stack area, then saves 16 lower-order bits of the program counter. Figure 6-6 shows the state of the stack as it was before the acceptance of the interrupt request, and the state the stack after the acceptance of the interrupt request.

Save other necessary registers at the beginning of the interrupt routine using software. Using the PUSHM instruction alone can save all the registers except the stack pointer (SP).




Figure 6-6. State of stack before and after acceptance of interrupt request

Interrupts

The operation of saving registers carried out in the interrupt sequence is dependent whether content of the stack pointer, at the time of acceptance of an interrupt request, is even or odd. If the counter of the stack pointer (Notze) is even, the counter of the flag register (FLG) and the content of the program counter (PC) are saved, 16 bits at a time. If odd, their contents are saved in two steps, 8 bits at a time. Figure 6-7 shows the operation of the saving registers.

Note: Stack pointer indicated by U flag.




Figure 6-7. Operation of saving registers



## Interrupts

---

### Returning from an Interrupt Routine

Executing the REIT instruction at the end of an interrupt routine returns the contents of the flag register (FLG) as it was immediately before the start of interrupt sequence and the contents of the program counter (PC), both of which have been saved in the stack area. Then control returns to the program that was being executed before the acceptance of the interrupt request, so that the suspended process resumes.

Return the other registers saved by software within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

### Interrupt Priority

If there are two or more interrupt requests occurring at a point in time within a single sampling (checking whether interrupt requests are made), the interrupt assigned a higher priority is accepted.

Assign an arbitrary priority to maskable interrupts (peripheral I/O interrupts) using the interrupt priority level select bit. If the same interrupt priority level is assigned, however, the interrupt assigned a higher hardware priority is accepted.

Priorities of the special interrupts, such as Reset (dealt with as an interrupt assigned the highest priority), watchdog timer interrupt, etc. are regulated by hardware.

Figure 6-8 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

Reset > $\overline{\text{NMI}}$ > $\overline{\text{DBC}}$ > Watchdog timer > Peripheral I/O > Single step > Address match
---

**Figure 6-8. Hardware interrupts priorities**

### Interrupt Resolution Circuit

When two or more interrupts are generated simultaneously, this circuit selects the interrupt with the highest priority level. Figure 6-9 shows the circuit that judges the interrupt priority level.

Interrupts




Figure 6-9. Maskable interrupts priorities (peripheral I/O interrupts)

## INT Interrupt

### INT Interrupt

INT0 to INT5 are triggered by the edges of external inputs. The edge polarity is selected using the polarity select bit.

Of interrupt control registers, 0048<sub>16</sub> is used both as CAN1 receive and external interrupt INT5 input control register, and 0049<sub>16</sub> is used as serial I/O3, CAN1 transmit and as external interrupt INT4 input control register. Use the interrupt request cause select bits - bits 6 and 7 of the interrupt request cause select register (01DF<sub>16</sub>) - to specify which interrupt request cause to select. After having set an interrupt request cause, be sure to clear the corresponding interrupt request bit before enabling an interrupt.

The interrupt control register 0049<sub>16</sub> has the polarity-switching bit. Be sure to set this bit to "0" when selecting the serial I/O as the interrupt request cause.

As to external interrupt input, an interrupt can be generated both at the rising edge and at the falling edge by setting "1" in the INTi interrupt polarity switching bit of the interrupt request cause select register (01DF<sub>16</sub>). To select both edges, set the polarity switching bit of the corresponding interrupt control register to 'falling edge' ("0").

Figures 6-10 and 6-11 show the interrupt request cause select registers 0 and 1.




Figure 6-10. Interrupt request cause select register 0




Figure 6-11. Interrupt request cause select register 1

## $\overline{\text{NMI}}$ Interrupt

### $\overline{\text{NMI}}$ Interrupt

An  $\overline{\text{NMI}}$  interrupt is generated when the input to the P85/ $\overline{\text{NMI}}$  pin changes from "H" to "L". The  $\overline{\text{NMI}}$  interrupt is a non-maskable external interrupt. The pin level can be checked in the port P85 register (bit 5 at address 03F016).

This pin cannot be used as a normal port input.

### Key Input Interrupt

If the direction register of any of P104 to P107 is set for input and a falling edge is input to that port, a key input interrupt is generated. A key input interrupt can also be used as a key-on wakeup function for cancelling the wait mode or stop mode. However, if you intend to use the key input interrupt, do not use P104 to P107 as A-D input ports. Figure 6-12 shows the block diagram of the key input interrupt. Note that if an "L" level is input to any pin that has not been disabled for input, inputs to the other pins are not detected as an interrupt.




Figure 6-12. Block diagram of key input interrupt

## Address Match Interrupt

### Address Match Interrupt

An address match interrupt is generated when the address match interrupt address register contents match the program counter value. Two address match interrupts can be set, each of which can be enabled and disabled by an address match interrupt enable bit. Address match interrupts are not affected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). The value of the program counter (PC) for an address match interrupt varies depending on the instruction being executed.

Figure 6-13 shows the address match interrupt-related registers.




Figure 6-13. Address match interrupt-related registers

## Precautions for Interrupts

### CAN0/1 Wake Up Interrupt

A CAN Wake Up interrupt is generated after one of the CAN buses becomes active. That means the physical bus turns to a dominant level.

This interrupt can only be used to wake up the CPU from wait mode or stop mode.

The CAN Wake Up interrupt can only be used, if the port(s) are configured as CAN ports. One interrupt signal is generated for both CAN channels.

Please note that the Wake Up message will be lost.

Figure 6-8 shows the principle to generate the corresponding interrupt signal.




Figure 6-14. CAN 0/1 Wake Up interrupt

## Precautions for Interrupts

### (1) Reading address 00000<sub>16</sub>

- When the maskable interrupt occurs, CPU reads the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.

**The interrupt request bit of the certain interrupt written in address 00000<sub>16</sub> will then be set to "0".**

Reading address 00000<sub>16</sub> by software sets enabled highest priority interrupt source request bit to "0".

Though the interrupt is generated, the interrupt routine may not be executed.

Do not read address 00000<sub>16</sub> by software.

### (2) Setting the stack pointer

- The value of the stack pointer immediately after reset is initialized to 0000<sub>16</sub>. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value for the stack pointer before accepting an interrupt. When using the NMI interrupt, initialize the stack point at the beginning of a program. Concerning the first instruction immediately after reset, generating any interrupt including the NMI interrupt is prohibited.

## Precautions for Interrupts

### (3) The $\overline{\text{NMI}}$ interrupt

- As for the  $\overline{\text{NMI}}$  pin, an interrupt cannot be disabled. Connect it to the Vcc pin via a resistor (pull-up) if unused. Be sure to work on it.
- The  $\overline{\text{NMI}}$  pin also serves as P8<sub>5</sub>, which is exclusively for input. Reading the contents of the P8 register allows reading the pin value. Use the reading of this pin only for establishing the pin level at the time when the  $\overline{\text{NMI}}$  interrupt is input.
- Do not reset the CPU with the input to the  $\overline{\text{NMI}}$  pin being in the "L" state.
- Do not attempt to go into stop mode with the input to the  $\overline{\text{NMI}}$  pin being in the "L" state. With the input to the  $\overline{\text{NMI}}$  pin being in the "L" state, the CM10 is fixed to "0", so attempting to go into stop mode is turned down.
- Do not attempt to go into wait mode with the input to the  $\overline{\text{NMI}}$  pin being in the "L" state. With the input to the  $\overline{\text{NMI}}$  pin being in the "L" state, the CPU stops but the oscillation does not stop, so no power is saved. In this instance, the CPU is returned to the normal state by a later interrupt.
- Signals input to the  $\overline{\text{NMI}}$  pin require an "L" level of 1 clock or more, from the operation clock of the CPU.

### (4) External interrupt

- Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to pins  $\overline{\text{INT0}}$  through  $\overline{\text{INT5}}$  regardless of the CPU operation clock.
- When the polarity of the  $\overline{\text{INT0}}$  to  $\overline{\text{INT5}}$  pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, set the interrupt request bit to "0". Figure 6-15 shows the procedure for changing the  $\overline{\text{INT}}$  interrupt generate factor.




Figure 6-15. Switching condition of  $\overline{\text{INT}}$  interrupt request

## DMAC

**DMAC**

This microcomputer has two DMAC (direct memory access controller) channels that allow data to be sent to memory without using the CPU. Table 7-1 shows the DMAC specifications. Figure 7-1 shows the block diagram of the DMAC. Figures 7-2 to 7-4 show the registers used by the DMAC.

**Table 7-1. DMAC specifications**

Item	Specification
No. of channels	2 (cycle steal method)
Transfer memory space	<ul style="list-style-type: none"> <li>From any address in the 1M bytes space to a fixed address</li> <li>From a fixed address to any address in the 1M bytes space</li> <li>From a fixed address to a fixed address</li> </ul> (Note that DMA-related registers [0020 <sub>16</sub> to 003F <sub>16</sub> ] cannot be accessed)
Maximum No. of bytes transferred	128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)
DMA request factors (Note)	Falling edge of $\overline{\text{INT0}}$ or $\overline{\text{INT1}}$ ( $\overline{\text{INT0}}$ can be selected by DMA0, $\overline{\text{INT1}}$ by DMA1) or both edge Timer A0 to timer A4 interrupt requests Timer B0 to timer B5 interrupt requests UART0 transmission and reception interrupt requests UART1 transmission and reception interrupt requests UART2 transmission and reception interrupt requests Serial I/O3 interrupt request A-D conversion interrupt requests Software triggers
Channel priority	DMA0 takes precedence if DMA0 and DMA1 requests are generated simultaneously
Transfer unit	8 bits or 16 bits
Transfer address direction	forward/fixed (forward direction cannot be specified for both source and destination simultaneously)
Transfer mode	<ul style="list-style-type: none"> <li>Single transfer The DMA enable bit is cleared and transfer ends when an underflow occurs in the transfer counter</li> <li>Repeat transfer When an underflow occurs in the transfer counter, the value in the transfer counter reload register is reloaded into the transfer counter and the DMA transfer is repeated</li> </ul>
DMA interrupt request generation timing	When an underflow occurs in the transfer counter
DMA startup	<ul style="list-style-type: none"> <li>Single transfer Transfer starts when the DMA is requested after "1" is written to the DMA enable bit</li> <li>Repeat transfer Transfer starts when the DMA is requested after "1" is written to the DMA enable bit Transfer starts when the DMA is requested after an underflow occurs in the transfer counter</li> </ul>
DMA shutdown	<ul style="list-style-type: none"> <li>When "0" is written to the DMA enable bit</li> <li>When, in single transfer mode, an underflow occurs in the transfer counter</li> </ul>
Forward address pointer and reload timing for transfer counter	When DMA transfer starts, the value of whichever of the source or destination pointer that is set up as the forward pointer is reloaded into the forward address pointer. The value in the transfer counter reload register is reloaded into the transfer counter.
Writing to register	Registers specified for forward direction transfer are always write enabled. Registers specified for fixed address transfer are write-enabled when the DMA enable bit is "0".
Reading the register	Can be read at any time. However, when the DMA enable bit is "1", reading the register set up as the forward register is the same as reading the value of the forward address pointer.

Note: DMA transfer is not effective to any interrupt.



DMAC




Figure 7-1. Block diagram of DMAC




Figure 7-2. DMAC register (1)

DMAC




Figure 7-3. DMAC register (2)

DMAC




Figure 7-4. DMAC register (3)

## (1) Transfer cycle

The transfer cycle consists of the bus cycle in which data is read from memory or from the SFR area (source read) and the bus cycle in which the data is written to memory or to the SFR area (destination write). The number of read and write bus cycles depends on the source and destination addresses. In memory expansion mode and microprocessor mode, the number of read and write bus cycles also depends on the level of the BYTE pin. Also, the bus cycle itself is longer when software waits are inserted.

### (a) Effect of source and destination addresses

When 16-bit data is transferred on a 16-bit data bus, and the source and destination both start at odd addresses, there are one more source read cycle and destination write cycle than when the source and destination both start at even addresses.

### (b) Effect of BYTE pin level

When transferring 16-bit data over an 8-bit data bus (BYTE pin = "H") in memory expansion mode and microprocessor mode, the 16 bits of data are sent in two 8-bit blocks. Therefore, two bus cycles are required for reading the data and two are required for writing the data. Also, in contrast to when the CPU accesses internal memory, when the DMAC accesses internal memory (internal ROM, internal RAM, and SFR), these areas are accessed using the data size selected by the BYTE pin.

### (c) Effect of software wait

When the SFR area or a memory area with a software wait is accessed, the number of cycles is increased for the wait by 1 bus cycle. The length of the cycle is determined by BCLK.

Figure 7-5 shows the example of the transfer cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating the transfer cycle, remember to apply the respective conditions to both the destination write cycle and the source read cycle. For example (2) in Figure 7-5, if data is being transferred in 16-bit units on an 8-bit bus, two bus cycles are required for both the source read cycle and the destination write cycle.




Figure 7-5. Example of the transfer cycles for a source read

## DMAC

**(2) DMAC transfer cycles**

Any combination of even or odd transfer read and write addresses is possible. Table 7-2 shows the number of DMAC transfer cycles.

The number of DMAC transfer cycles can be calculated as follows:

$$\text{No. of transfer cycles per transfer unit} = \text{No. of read cycles} \times j + \text{No. of write cycles} \times k$$

**Table 7-2. No. of DMAC transfer cycles**

Transfer unit	Bus width	Access address	Single-chip mode		Memory expansion mode Microprocessor mode	
			No. of read cycles	No. of write cycles	No. of read cycles	No. of write cycles
8-bit transfers (DMBIT= "1")	16-bit (BYTE= "L")	Even	1	1	1	1
		Odd	1	1	1	1
	8-bit (BYTE = "H")	Even	—	—	1	1
		Odd	—	—	1	1
16-bit transfers (DMBIT= "0")	16-bit (BYTE = "L")	Even	1	1	1	1
		Odd	2	2	2	2
	8-bit (BYTE = "H")	Even	—	—	2	2
		Odd	—	—	2	2

**Coefficient j, k**

Internal memory			External memory		
Internal ROM/RAM No wait	Internal ROM/RAM With wait	SFR area	Separate bus No wait	Separate bus With wait	Multiplex bus
1	2	2	1	2	3

## Watchdog Timer

### Watchdog Timer

The watchdog timer has the function of detecting when the program is out of control. The watchdog timer is a 15-bit counter which down-counts the clock derived by dividing the internal clock  $\phi$  using the prescaler. A watchdog timer interrupt is generated when an underflow occurs in the watchdog timer. When XIN is selected for the internal clock  $\phi$ , bit 7 of the watchdog timer control register (address 000F16) selects the prescaler division ratio (by 16 or by 128). When XCIN is selected as the internal clock  $\phi$ , the prescaler is set for division by 2 regardless of bit 7 of the watchdog timer control register (address 000F16). Table 8-1 shows the periodic table for the watchdog timer.


**Table 8-1. Watchdog timer periodic table (XIN = 10MHz, XCIN = 32kHz)**

CM07	CM06	CM17	CM16	Internal clock $\phi$	WDC7	Period
0	0	0	0	10MHz	0	Approx. 52.4ms (Note)
					1	Approx. 419.2ms (Note)
0	0	0	1	5MHz	0	Approx. 104.9ms (Note)
					1	Approx. 838.8ms (Note)
0	0	1	0	2.5MHz	0	Approx. 209.7ms (Note)
					1	Approx. 1.68s (Note)
0	0	1	1	0.625MHz	0	Approx. 838.8ms (Note)
					1	Approx. 6.71s (Note)
0	1	Invalid	Invalid	1.25MHz	0	Approx. 419.2ms (Note)
					1	Approx. 3.35s (Note)
1	Invalid	Invalid	Invalid	32kHz	Invalid	Approx. 2s (Note)

Note: Error is generated by the prescaler.

The watchdog timer is initialized by writing to the watchdog timer start register (address 000E16) and when a watchdog timer interrupt request is generated. The prescaler is initialized only when the microcomputer is reset. After a reset is cancelled, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000E16).

Figure 8-1 shows the block diagram of the watchdog timer. Figure 8-2 shows the watchdog timer-related registers.



**Figure 8-1. Block diagram of watchdog timer**

## Watchdog Timer

### Watchdog Timer during Wait Mode

The watchdog timer is supplied by the internal clock  $\phi$ . If the internal clock  $\phi$  stops, the watchdog timer stops also. When executing a wait instruction, the internal clock  $\phi$  stops if no interrupt request is pending or any interrupt request that is pending is marked (i.e. the interrupts IPL is set to a value not greater than the CPU's IPL).

The internal clock  $\phi$  and the watchdog timer will continue running when at the issuance of the wait instruction any nonmasked interrupt request was pending and the I flag in the flag register was cleared.

The same applies to an internal clock  $\phi$  stopped during wait mode: If during wait mode a disabled but not masked interrupt is requested and the I flag is cleared internal clock  $\phi$  restarts. Though the CPU remains in wait, the watchdog timer recommences activity where it left off and will in time request an interrupt itself.




Figure 8-2. Watchdog timer control and start registers



Timer

Timer

There are eleven 16-bit timers. These timers can be classified by function into timers A (five) and timers B (six). All these timers function independently. Figures 9-1 and 9-2 show the block diagram of timers.




Figure 9-1. Timer A block diagram

Timer




Figure 9-2. Timer B block diagram

Timer A

**Timer A**

Figure 9-3 shows the block diagram of timer A. Figures 9-4 to 9-6 show the timer A-related registers. Except in event counter mode, timers A0 through A4 all have the same function. Use the timer Ai mode register (i = 0 to 4) bits 0 and 1 to choose the desired mode.

Timer A has the four operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer over flow.
- One-shot timer mode: The timer stops counting when the count reaches "000016".
- Pulse width modulation (PWM) mode: The timer outputs pulses of a given width.




Figure 9-3. Block diagram of timer A




Figure 9-4. Timer A-related registers (1)

Timer A




Figure 9-5. Timer A-related registers (2)

Timer A




Figure 9-6. Timer A-related registers (3)

Timer A

(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 9-1.) Figure 9-7 shows the timer Ai mode register in timer mode.

Table 9-1. Specifications of timer mode

Item	Specification
Count source	f2, f8, f32, fc32
Count operation	<ul style="list-style-type: none"> <li>Down count</li> <li>When the timer underflows, it reloads the reload register contents before continuing counting</li> </ul>
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	When the timer underflows
TAiIN pin function	Programmable I/O port or gate input
TAiOUT pin function	Programmable I/O port or pulse output
Read from timer	Count value can be read out by reading timer Ai register
Write to timer	<ul style="list-style-type: none"> <li>When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter</li> <li>When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time)</li> </ul>
Select function	<ul style="list-style-type: none"> <li>Gate function Counting can be started and stopped by the TAiIN pin's input signal</li> <li>Pulse output function Each time the timer underflows, the TAiOUT pin's polarity is reversed</li> </ul>




Figure 9-7. Timer Ai mode register in timer mode

Timer A

(2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. Timers A0 and A1 can count a single-phase external signal. Timers A2, A3, and A4 can count a single-phase and a two-phase external signal. Table 9-2 lists timer specifications when counting a single-phase external signal. Figure 9-8 shows the timer Ai mode register in event counter mode.

Table 9-2 lists timer specifications when counting a two-phase external signal. Figure 9-9 shows the timer Ai mode register in event counter mode.

Table 9-2. Timer specifications in event counter mode (when not processing two-phase pulse signal)

Item	Specification
Count source	<ul style="list-style-type: none"> <li>External signals input to TAIIn pin (effective edge can be selected by software)</li> <li>TB2 overflow, TAJ overflow</li> </ul>
Count operation	<ul style="list-style-type: none"> <li>Up count or down count can be selected by external signal or software</li> <li>When the timer overflows or underflows, it reloads the reload register contents before continuing counting (Note)</li> </ul>
Divide ratio	$1 / (FFFF_{16} - n + 1)$ for up count $1 / (n + 1)$ for down count      n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer overflows or underflows
TAIIn pin function	Programmable I/O port or count source input
TAIOUt pin function	Programmable I/O port, pulse output, or up/down count select input
Read from timer	Count value can be read out by reading timer Ai register
Write to timer	<ul style="list-style-type: none"> <li>When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter</li> <li>When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time)</li> </ul>
Select function	<ul style="list-style-type: none"> <li>Free-run count function Even when the timer overflows or underflows, the reload register content is not reloaded to it</li> <li>Pulse output function Each time the timer overflows or underflows, the TAIOUT pin's polarity is reversed</li> </ul>

Note: This does not apply when the free-run function is selected.






Figure 9-8. Timer Ai mode register in event counter mode

Timer A

Table 9-3. Timer specifications in event counter mode (when processing two-phase pulse signal with timers A2, A3, and A4)


Item	Specification
Count source	• Two-phase pulse signals input to TAIiN or TAIoUT pin
Count operation	• Up count or down count can be selected by two-phase pulse signal • When the timer overflows or underflows, the reload register content is reloaded and the timer starts over again (Note)
Divide ratio	1/ (FFFF <sub>16</sub> - n + 1) for up count 1/ (n + 1) for down count                      n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	Timer overflows or underflows
TAiIN pin function	Two-phase pulse input
TAIoUT pin function	Two-phase pulse input
Read from timer	Count value can be read out by reading timer A2, A3, or A4 register
Write to timer	• When counting stopped When a value is written to timer A2, A3, or A4 register, it is written to both reload register and counter • When counting in progress When a value is written to timer A2, A3, or A4 register, it is written to only reload register. (Transferred to counter at next reload time.)
Select function	<ul style="list-style-type: none"> <li>• Normal processing operation                              The timer counts up rising edges or counts down falling edges on the TAIiN pin when input signal on the TAIoUT pin is "H"</li> </ul>  <ul style="list-style-type: none"> <li>• Multiply-by-4 processing operation                              If the phase relationship is such that the TAIiN pin goes "H" when the input signal on the TAIoUT pin is "H", the timer counts up rising and falling edges on the TAIoUT and TAIiN pins. If the phase relationship is such that the TAIiN pin goes "L" when the input signal on the TAIoUT pin is "H", the timer counts down rising and falling edges on the TAIoUT and TAIiN pins.</li> </ul> 

Note: This does not apply when the free-run function is selected.



Timer A

Timer Ai mode register  
(When not using two-phase pulse signal processing)




Symbol: T*Ai*MR(*i* = 2 to 4)  
Address: 0398<sub>16</sub> to 039A<sub>16</sub>  
When reset: 00<sub>16</sub>

Bit symbol	Bit name	Function	R	W
TMOD0	Operation mode select bit	b <sub>1</sub> b <sub>0</sub> 0 1 : Event counter mode	○	○
TMOD1			○	○
MR0	Pulse output function select bit	0 : Pulse is not output (TAiOUT pin is a normal port pin) 1 : Pulse is output (Note 1) (TAiOUT pin is a pulse output pin)	○	○
MR1	Count polarity select bit (Note 2)	0 : Counts external signal's falling edges 1 : Counts external signal's rising edges	○	○
MR2	Up/down switching cause select bit	0 : Up/down flag's content 1 : TAiOUT pin's input signal (Note 3)	○	○
MR3	0 : (Must always be "0" in event counter mode)		○	○
TCK0	Count operation type select bit	0 : Reload type 1 : Free-run type	○	○
TCK1	Two-phase pulse signal processing operation select bit (Note 4)(Note 5)	0 : Normal processing operation 1 : Multiply-by-4 processing operation	○	○

- Note 1: The settings of the corresponding port register and port direction register are invalid.
- Note 2: This bit is valid when only counting an external signal.
- Note 3: Set the corresponding port direction register to "0".
- Note 4: This bit is valid for the timer A3 mode register.  
For timer A2 and A4 mode registers, this bit can be "0" or "1".
- Note 5: When performing two-phase pulse signal processing, make sure the two-phase pulse signal processing operation select bit (address 0384<sub>16</sub>) is set to "1". Also, always be sure to set the event/trigger select bit (addresses 0382<sub>16</sub> and 0383<sub>16</sub>) to "00".

Timer Ai mode register  
(When using two-phase pulse signal processing)



Symbol: T*Ai*MR(*i* = 2 to 4)  
Address: 0398<sub>16</sub> to 039A<sub>16</sub>  
When reset: 00<sub>16</sub>

Bit symbol	Bit name	Function	R	W
TMOD0	Operation mode select bit	b <sub>1</sub> b <sub>0</sub> 0 1 : Event counter mode	○	○
TMOD1			○	○
MR0	0 (Must always be "0" when using two-phase pulse signal processing)		○	○
MR1	0 (Must always be "0" when using two-phase pulse signal processing)		○	○
MR2	1 (Must always be "1" when using two-phase pulse signal processing)		○	○
MR3	0 (Must always be "0" when using two-phase pulse signal processing)		○	○
TCK0	Count operation type select bit	0 : Reload type 1 : Free-run type	○	○
TCK1	Two-phase pulse processing operation select bit (Note 1)(Note 2)	0 : Normal processing operation 1 : Multiply-by-4 processing operation	○	○

- Note 1: This bit is valid for timer A3 mode register.  
For timer A2 and A4 mode registers, this bit can be "0" or "1".
- Note 2: When performing two-phase pulse signal processing, make sure the two-phase pulse signal processing operation select bit (address 0384<sub>16</sub>) is set to "1". Also, always be sure to set the event/trigger select bit (addresses 0382<sub>16</sub> and 0383<sub>16</sub>) to "00".

Figure 9-9. Timer Ai mode register in event counter mode


Timer A

**(3) One-shot timer mode**

In this mode, the timer operates only once. (See Table 9-4.) When a trigger occurs, the timer starts up and continues operating for a given period. Figure 9-10 shows the timer Ai mode register in one-shot timer mode.

**Table 9-4. Timer specifications in one-shot timer mode**

Item	Specification
Count source	f2, f8, f32, fC32
Count operation	<ul style="list-style-type: none"> <li>The timer counts down</li> <li>When the count reaches 0000<sub>16</sub>, the timer stops counting after reloading a new count</li> <li>If a trigger occurs when counting, the timer reloads a new count and restarts counting</li> </ul>
Divide ratio	1/n n : Set value
Count start condition	<ul style="list-style-type: none"> <li>An external trigger is input</li> <li>The timer overflows</li> <li>The one-shot start flag is set (= 1)</li> </ul>
Count stop condition	<ul style="list-style-type: none"> <li>A new count is reloaded after the count has reached 0000<sub>16</sub></li> <li>The count start flag is reset (= 0)</li> </ul>
Interrupt request generation timing	The count reaches 0000 <sub>16</sub>
TAiIN pin function	Programmable I/O port or trigger input
TAiOUT pin function	Programmable I/O port or pulse output
Read from timer	When timer Ai register is read, it indicates an indeterminate value
Write to timer	<ul style="list-style-type: none"> <li>When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter</li> <li>When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time)</li> </ul>



**Figure 9-10. Timer Ai mode register in one-shot timer mode**


Timer A

**(4) Pulse width modulation (PWM) mode**

In this mode, the timer outputs pulses of a given width in succession. (See Table 9-5.) In this mode, the counter functions as either a 16-bit pulse width modulator or an 8-bit pulse width modulator. Figure 9-11 shows the timer Ai mode register in pulse width modulation mode. Figure 9-12 shows the example of how a 16-bit pulse width modulator operates. Figure 9-13 shows the example of how an 8-bit pulse width modulator operates.

**Table 9-5. Timer specifications in pulse width modulation mode**

Item	Specification
Count source	f2, f8, f32, fc32
Count operation	<ul style="list-style-type: none"> <li>The timer counts down (operating as an 8-bit or a 16-bit pulse width modulator)</li> <li>The timer reloads a new count at a rising edge of PWM pulse and continues counting</li> <li>The timer is not affected by a trigger that occurs when counting</li> </ul>
16-bit PWM	<ul style="list-style-type: none"> <li>High level width <math>n / f_i</math> n : Set value</li> <li>Cycle time <math>(2^{16}-1) / f_i</math> fixed</li> </ul>
8-bit PWM	<ul style="list-style-type: none"> <li>High level width <math>n \times (m+1) / f_i</math> n : values set to timer Ai register's high-order address</li> <li>Cycle time <math>(2^8-1) \times (m+1) / f_i</math> m : values set to timer Ai register's low-order address</li> </ul>
Count start condition	<ul style="list-style-type: none"> <li>External trigger is input</li> <li>The timer overflows</li> <li>The count start flag is set (= 1)</li> </ul>
Count stop condition	<ul style="list-style-type: none"> <li>The count start flag is reset (= 0)</li> </ul>
Interrupt request generation timing	PWM pulse goes "L"
TAiIN pin function	Programmable I/O port or trigger input
TAiOUT pin function	Pulse output
Read from timer	When timer Ai register is read, it indicates an indeterminate value
Write to timer	<ul style="list-style-type: none"> <li>When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter</li> <li>When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time)</li> </ul>



**Figure 9-11. Timer Ai mode register in pulse width modulation mode**

Timer A




Figure 9-12. Example of how a 16-bit pulse width modulator operates




Figure 9-13. Example of how an 8-bit pulse width modulator operates

## Timer B

### Timer B

Figure 10-1 shows the block diagram of timer B. Figures 10-2 and 10-3 show the timer B-related registers. Use the timer Bi mode register (i = 0 to 5) bits 0 and 1 to choose the desired mode.

Timer B has three operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer overflow.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.




Figure 10-1. Block diagram of timer B




Figure 10-2. Timer B-related registers (1)

Timer B




Figure 10-3. Timer B-related registers (2)


## Timer B

**(1) Timer mode**

In this mode, the timer counts an internally generated count source. (See Table 10-1.) Figure 10-4 shows the timer Bi mode register in timer mode.

**Table 10-1. Timer specifications in timer mode**

Item	Specification
Count source	f2, f8, f32, fC32
Count operation	<ul style="list-style-type: none"> <li>Counts down</li> <li>When the timer underflows, it reloads the reload register contents before continuing counting</li> </ul>
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer underflows
TBiIN pin function	Programmable I/O port
Read from timer	Count value is read out by reading timer Bi register
Write to timer	<ul style="list-style-type: none"> <li>When counting stopped When a value is written to timer Bi register, it is written to both reload register and counter</li> <li>When counting in progress When a value is written to timer Bi register, it is written to only reload register (Transferred to counter at next reload time)</li> </ul>

**Figure 10-4. Timer Bi mode register in timer mode**


## Timer B

**(2) Event counter mode**

In this mode, the timer counts an external signal or an internal timer's overflow. (See Table 10-2.) Figure 10-5 shows the timer Bi mode register in event counter mode.

**Table 10-2. Timer specifications in event counter mode**

Item	Specification
Count source	<ul style="list-style-type: none"> <li>External signals input to TBiIN pin</li> <li>Effective edge of count source can be a rising edge, a falling edge, or falling and rising edges as selected by software</li> </ul>
Count operation	<ul style="list-style-type: none"> <li>Counts down</li> <li>When the timer underflows, it reloads the reload register contents before continuing counting</li> </ul>
Divide ratio	$1/(n+1)$ $n$ : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer underflows
TBiIN pin function	Count source input
Read from timer	Count value can be read out by reading timer Bi register
Write to timer	<ul style="list-style-type: none"> <li>When counting stopped When a value is written to timer Bi register, it is written to both reload register and counter</li> <li>When counting in progress When a value is written to timer Bi register, it is written to only reload register (Transferred to counter at next reload time)</li> </ul>

**Figure 10-5. Timer Bi mode register in event counter mode**



## Timer B

**(3) Pulse period/pulse width measurement mode**


In this mode, the timer measures the pulse period or pulse width of an external signal. (See Table 10-3.) Figure 10-6 shows the timer Bi mode register in pulse period/pulse width measurement mode. Figure 10-7 shows the operation timing when measuring a pulse period. Figure 10-8 shows the operation timing when measuring a pulse width.

**Table 10-3. Timer specifications in pulse period/pulse width measurement mode**


Item	Specification
Count source	f2, f8, f32, fc32
Count operation	<ul style="list-style-type: none"> <li>Up count</li> <li>Counter value "000016" is transferred to reload register at measurement pulse's effective edge and the timer continues counting</li> </ul>
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	<ul style="list-style-type: none"> <li>When measurement pulse's effective edge is input (Note 1)</li> <li>When an overflow occurs. (Simultaneously, the timer Bi overflow flag changes to "1". The timer Bi overflow flag changes to "0" when the count start flag is "1" and a value is written to the timer Bi mode register.)</li> </ul>
TBiIN pin function	Measurement pulse input
Read from timer	When timer Bi register is read, it indicates the reload register's content (measurement result) (Note 2)
Write to timer	Cannot be written to

Note 1: An interrupt request is not generated when the first effective edge is input after the timer has started counting.


Note 2: The value read out from the timer Bi register is indeterminate until the second effective edge is input after the timer.

**Figure 10-6. Timer Bi mode register in pulse period/pulse width measurement mode**

Timer B



**Figure 10-7. Operation timing when measuring a pulse period**




**Figure 10-8. Operation timing when measuring a pulse width**

## Timers' functions for three-phase motor control


### Timers' functions for three-phase motor control

Use of more than one built-in timer A and timer B provides the means of outputting three-phase motor driving waveforms.

Figures 11-1 through 11-3 show registers related to timers for three-phase motor control.



### Timers' functions for three-phase motor control



### Timers' functions for three-phase motor control




Figure 11-3. Registers related to timers for three-phase motor control

Timers' functions for three-phase motor control

Three-phase motor driving waveform output mode (three-phase waveform mode)

Setting "1" in the mode select bit - bit 2 of three-phase PWM control register 0 (01C816) shown in Fig. 11-1 - causes three-phase waveform mode that uses four timers A1, A2, A4, and B2 to be selected. As shown in Figure 11-4, set timers A1, A2, and A4 in one-shot timer mode, set the trigger in timer B2, and set timer B2 in timer mode using the respective timer mode registers.




Figure 11-4. Timer mode registers in three-phase waveform mode

## Timers' functions for three-phase motor control

---

Figure 11-5 shows the block diagram for three-phase waveform mode. In three-phase waveform mode, the positive-phase waveforms (U phase, V phase, and W phase) and negative waveforms ( $\bar{U}$  phase,  $\bar{V}$  phase, and  $\bar{W}$  phase), six waveforms in total, are output from P80, P81, P72, P73, P74, and P75 as active on the "L" level. Of the timers used in this mode, timer A4 controls the U phase and  $\bar{U}$  phase, timer A1 controls the V phase and  $\bar{V}$  phase, and timer A2 controls the W phase and  $\bar{W}$  phase respectively; timer B2 controls the periods of one-shot pulse output from timers A4, A1, and A2.

In outputting a waveform, dead time can be set so as to cause the "L" level of the positive waveform output (U phase, V phase, and W phase) not to lap over the "L" level of the negative waveform output ( $\bar{U}$  phase,  $\bar{V}$  phase, and  $\bar{W}$  phase).

To set short circuit time, use three 8-bit timers sharing the reload register for setting dead time. A value from 1 through 255 can be set as the count of the timer for setting dead time. The timer for setting dead time works as a one-shot timer. If a value is written to the dead timer (01CC16), the value is written to the reload register shared by the three timers for setting dead time.

Any of the timers for setting dead time takes the value of the reload register into its counter, if a start trigger comes from its corresponding timer, and performs a down count in line with the clock source selected by the dead time timer count source select bit (bit 2) of three-phase PWM control register 1 (01C916). The timer can receive another trigger again before the workings due to the previous trigger are completed. In this instance, the timer performs a down count from the reload register's content after its transfer, provoked by the trigger, to the timer for setting dead time.

Since the timer for setting dead time works as a one-shot timer, it starts outputting pulses if a trigger comes; it stops outputting pulses as soon as its content becomes 0016, and waits for the next trigger to come.

The positive waveforms (U phase, V phase, and W phase) and the negative waveforms ( $\bar{U}$  phase,  $\bar{V}$  phase, and  $\bar{W}$  phase) in three-phase waveform mode are output from respective ports by means of setting "1" in the output control bit (bit 3) of three-phase PWM control register 0 (01C816). Setting "0" in this bit causes the ports to be the state of set by port direction register. This bit can be set to "0" not only by use of the applicable instruction, but by entering a falling edge in the  $\overline{\text{NMI}}$  terminal or by resetting. Also, if "1" is set in the positive and negative phases concurrent L output disable function enable bit (bit4) of three-phase PWM control register 0 (01C816) causes one of the pairs of U phase and  $\bar{U}$  phase, V phase and  $\bar{V}$  phase, and W phase and  $\bar{W}$  phase concurrently go to "L", as a result, the output control bit become the state of set by port direction register.

Timers' functions for three-phase motor control




Diagram for switching to P80, P81, and to P72 - P75 is not shown.

Figure 11-5. Block diagram for three-phase waveform mode



## Timers' functions for three-phase motor control

### Triangular wave modulation

To generate a PWM waveform of triangular wave modulation, set "0" in the modulation mode select bit (bit 6) of three-phase PWM control register 0 (01C816). Also, set "1" in the timers A4-1, A1-1, A2-1 control bit (bit 1) of three-phase PWM control register 1 (01C916). In this mode, each of timers A4, A1, and A2 has two timer registers, and alternately reloads the timer register's content to the counter every time timer B2 counter's content becomes 000016. If "1" is set to the effective interrupt output specification bit (bit 1) of three-phase PWM control register 0 (01C816), the frequency of interrupt requests that occur every time the timer B2 counter's value becomes 000016 can be set by use of the timer B2 counter (01CD16) for setting the frequency of interrupt occurrences. The frequency of occurrences is given by (setting; setting p 0).

Setting "1" in the effective interrupt output specification bit (bit 1) of three-phase PWM control register 0 provides the means to choose which value of the timer A1 reload control signal to use, "0" or "1", to cause timer B2's interrupt request to occur. To make this selection, use the effective interrupt output polarity selection bit (bit 0) of three-phase PWM control register 0 (01C816).

An example of U phase waveform is shown in Figure 11-6, and the description of waveform output workings is given below. Set "1" in bit 0 (DU0) of three-phase output buffer register 0 (01CA16). and set "0" in bit 1 (DUB0) of the same register. In addition, set "0" in bit 0 (DU1) of three-phase output buffer register 1 (01CB16) and set "1" in bit 1 (DUB1) of the same register. Also, set "0" in the effective interrupt output specification bit (bit 1) of three-phase PWM control register 0 to set a value in the timer B2 interrupt occurrence frequency set counter. By this setting, a timer B2 interrupt occurs when the timer B2 counter's content becomes 000016 as many as (setting) times. Furthermore, set "1" in the effective interrupt output specification bit (bit 1) of three-phase PWM control register 0, set in the effective interrupt polarity select bit (bit 0) of three-phase PWM control register 0 and set "1" in the interrupt occurrence frequency set counter (01CD16). These settings cause a timer B2 interrupt to occur every other interval when the U phase output goes to "H".

When the timer B2 counter's content becomes 000016, timer A4 starts outputting one-shot pulses. In this instance, the content of the three-phase buffer register DU1 and that of DU0 are set in the three-phase output shift register (U phase), the content of DUB1 and that of DUB0 are set in the three-phase shift register ( $\bar{U}$  phase). After triangular wave modulation mode is selected, however, no setting is made in the shift register even though the timer B2 counter's content becomes 000016.

The value of DU0 and that of DUB0 are output to the U terminal (P80) and to the  $\bar{U}$  terminal (P81) respectively. When the timer A4 counter counts the value written to timer A4 (038F16, 038E16) and when timer A4 finishes outputting one-shot pulses, the three-phase shift register's content is shifted one position, and the value of DU1 and that of DUB1 are output to the U phase output signal and to  $\bar{U}$  phase output signal respectively. At the same time, one-shot pulses are output from the timer for setting dead time used for setting the time over which the "L" level of the U phase waveform doesn't lap over the "L" level of the  $\bar{U}$  phase waveform, which has the opposite phase of the former. The U phase waveform output that started from the "H" level keeps its level until the timer for setting dead time finishes outputting one-shot pulses even though the three-phase output shift register's content changes from "1" to "0" by the effect of the one-shot pulses. When the timer for setting dead time finishes outputting one-shot pulses, "0" already shifted in the three-phase shift register goes effective, and the U phase waveform changes to the "L" level. When the timer B2 counter's content becomes 000016, the timer A4 counter starts counting the value written to timer A4-1 (01C116, 01C016), and starts outputting one-shot pulses. When timer A4 finishes outputting one-shot pulses, the three-phase shift register's content is shifted one position, but if the three-phase output shift register's content changes from "0" to "1" as a result of the shift, the output level changes from "L" to "H" without waiting for the timer for setting dead time to finish outputting one-shot pulses. A U phase waveform

### Timers' functions for three-phase motor control

is generated by these workings repeatedly. With the exception that the three-phase output shift register on the U phase side is used, the workings in generating a U phase waveform, which has the opposite phase of the U phase waveform, are the same as in generating a U phase waveform. In this way, a waveform can be picked up from the applicable terminal in a manner in which the L level of the U phase waveform doesn't lap over that of the U phase waveform, which has the opposite phase of the U phase waveform. The width of the "L" level too can be adjusted by varying the values of timer B2, timer A4, and timer A4-1. In dealing with the V and W phases, and  $\bar{V}$  and  $\bar{W}$  phases, the latter are of opposite phase of the former, have the corresponding timers work similarly to dealing with the U and  $\bar{U}$  phases to generate an intended waveform.




Figure 11-6. Timing chart of operation (1)

### Timers' functions for three-phase motor control

Assigning certain values to DU0 (bit0) of three-phase output buffer register 0 (01CA<sub>16</sub>) and DUB0 (bit1) of the same register, and to DU1 (bit0) of three-phase output buffer register 1 (01CB<sub>16</sub>) and DUB1 (bit1) of the same register allows you to output the waveforms as shown in the Figure 11-7, that is, to output the U phase alone, to fix  $\bar{U}$  phase to "H", to fix the U phase to "H", or to output the  $\bar{U}$  phase alone.




Figure 11-7. Timing chart of operation (2)

## Timers' functions for three-phase motor control

---

### Sawtooth modulation

To generate a PWM waveform of sawtooth wave modulation, set "1" in the modulation mode select bit (bit 6) of three-phase PWM control register 0 (01C8<sub>16</sub>). Also, set "0" in the timers A4, A1, and A2-1 control bit (bit 1) of three-phase PWM control register 1 (01C9<sub>16</sub>). In this mode, the timer registers of timers A4, A1, and of A2 comprise conventional timers A4, A1, and A2 alone, and reload the corresponding timer register's content to the counter every time the timer B2 counter's content becomes 0000<sub>16</sub>. The effective interrupt output specification bit (bit 1) of three-phase PWM control register 0 (01C8<sub>16</sub>) and the effective interrupt output polarity selection bit (bit 0) turn nullified.

An example of U phase waveform is shown in Figure 11-8, and the description of waveform output workings is given below. Set "1" in bit 0 (DU0) of three-phase output buffer register 0 (01CA<sub>16</sub>), and set "0" in bit 1 (DUB0) of the same register. In addition, set "0" in bit 0 (DU1) of three-phase output buffer register 1 (01CA<sub>16</sub>) and set "1" in bit 1 (DUB1) of the same register.

When the timer B2 counter's content becomes 0000<sub>16</sub>, timer B2 generates an interrupt, and timer A4 starts outputting one-shot pulses at the same time. In this instance, the contents of the three-phase buffer registers DU1 and DU0 are set in the three-phase output shift register (U phase), and the contents of DUB1 and DUB0 are set in the three-phase output register (U phase). After this, the three-phase buffer register's content is set in the three-phase shift register every time the timer B2 counter's content becomes 0000<sub>16</sub>.

The value of DU0 and that of DUB0 are output to the U terminal (P80) and to the  $\bar{U}$  terminal (P81) respectively. When the timer A4 counter counts the value written to timer A4 (038F<sub>16</sub>, 038E<sub>16</sub>) and when timer A4 finishes outputting one-shot pulses, the three-phase output shift register's content is shifted one position, and the value of DU1 and that of DUB1 are output to the U phase output signal and to the  $\bar{U}$  output signal respectively. At the same time, one-shot pulses are output from the timer for setting dead time used for setting the time over which the "L" level of the U phase waveform doesn't lap over the "L" level of the  $\bar{U}$  phase waveform, which has the opposite phase of the former. The U phase waveform output that started from the "H" level keeps its level until the timer for setting dead time finishes outputting one-shot pulses even though the three-phase output shift register's content changes from "1" to "0" by the effect of the one-shot pulses. When the timer for setting dead time finishes outputting one-shot pulses, 0 already shifted in the three-phase shift register goes effective, and the U phase waveform changes to the "L" level. When the timer B2 counter's content becomes 0000<sub>16</sub>, the contents of the three-phase buffer registers DU1 and DU0 are set in the three-phase shift register (U phase), and the contents of DUB1 and DUB0 are set in the three-phase shift register ( $\bar{U}$  phase) again.

A U phase waveform is generated by these workings repeatedly. With the exception that the three-phase output shift register on the  $\bar{U}$  phase side is used, the workings in generating a  $\bar{U}$  phase waveform, which has the opposite phase of the U phase waveform, are the same as in generating a U phase waveform. In this way, a waveform can be picked up from the applicable terminal in a manner in which the "L" level of the U phase waveform doesn't lap over that of the U phase waveform, which has the opposite phase of the U phase waveform. The width of the "L" level too can be adjusted by varying the values of timer B2 and timer A4. In dealing with the V and W phases, and  $\bar{V}$  and  $\bar{W}$  phases, the latter are of opposite phase of the former, have the corresponding timers work similarly to dealing with the U and  $\bar{U}$  phases to generate an intended waveform.

Setting "1" both in bit 1 (DUB0) of three-phase buffer register 0 (01CA<sub>16</sub>) and in bit 1 (DUB1) of three-phase buffer register 1 (01CA<sub>16</sub>) provides a means to output the U phase alone and to fix the  $\bar{U}$  phase output to "H" as shown in Figure 11-9.

Timers' functions for three-phase motor control




Figure 11-8. Timing chart of operation (3)

Timers' functions for three-phase motor control




Figure 11-9. Timing chart of operation (4)

## Serial I/O

**Serial I/O**

Serial I/O is configured as four channels: UART0, UART1, UART2 and S I/O3.

**UART0 to 2**

UART0, UART1 and UART2 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 12-1 shows the block diagram of UART0, UART1 and UART2. Figures 12-2 and 12-3 show the block diagram of the transmit/receive unit.

UART<sub>i</sub> (i = 0 to 2) has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous serial I/O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses 03A0<sub>16</sub>, 03A8<sub>16</sub> and 01F8<sub>16</sub>) determine whether UART<sub>i</sub> is used as a clock synchronous serial I/O or as a UART. Although a few functions are different, UART0, UART1 and UART2 have almost the same functions. UART0 through UART2 are almost equal in their functions with minor exceptions. UART2, in particular, is compliant with the SIM interface with some extra settings added in clock-asynchronous serial I/O mode (Note). It also has the bus collision detection function that generates an interrupt request if the TxD pin and the RxD pin are different in level.

Table 12-1 shows the comparison of functions of UART0 through UART2, and Figures 12-4 through 12-8 show the registers related to UART<sub>i</sub>.

Note: SIM : Subscriber Identity Module

**Table 12-1. Comparison of functions of UART0 through UART2**

Function	UART0	UART1	UART2
CLK polarity selection	Possible (Note 1)	Possible (Note 1)	Possible (Note 1)
LSB first / MSB first selection	Possible (Note 1)	Possible (Note 1)	Possible (Note 2)
Continuous receive mode selection	Possible (Note 1)	Possible (Note 1)	Possible (Note 1)
Transfer clock output from multiple pins selection	Impossible	Possible (Note 1)	Impossible
Separate $\overline{\text{CTS}}/\overline{\text{RTS}}$ pins	Possible	Impossible	Impossible
Serial data logic switch	Impossible	Impossible	Possible (Note 4)
Sleep mode selection	Possible (Note 3)	Possible (Note 3)	Impossible
TxD, RxD I/O polarity switch	Impossible	Impossible	Possible
TxD port output format	N-channel open-drain /CMOS output	N-channel open-drain /CMOS output	N-channel open-drain /CMOS output
Parity error signal output	Impossible	Impossible	Possible (Note 4)
Bus collision detection	Impossible	Impossible	Possible

Note 1: Only when clock synchronous serial I/O mode.

Note 2: Only when clock synchronous serial I/O mode and 8-bit UART mode.

Note 3: Only when UART mode.

Note 4: Using for SIM interface.

Serial I/O




Figure 12-1. Block diagram of UARTi (i = 0 to 2)



Serial I/O




Figure 12-2. Block diagram of UARTi (i = 0, 1) transmit/receive unit

Serial I/O




Figure 12-3. Block diagram of UART2 transmit/receive unit

Serial I/O




Figure 12-4. Serial I/O-related registers (1)

Serial I/O




Figure 12-5. Serial I/O-related registers (2)



Serial I/O




Figure 12-7. Serial I/O-related registers (4)

Serial I/O




Figure 12-8. Serial I/O-related registers (5)

## Clock synchronous serial I/O mode

### (1) Clock synchronous serial I/O mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Tables 12-2 and 12-3 list the specifications of the clock synchronous serial I/O mode. Figure 12-9 shows the UARTi transmit/receive mode register.

**Table 12-2. Specifications of clock synchronous serial I/O mode (1)**

Item	Specification
Transfer data format	<ul style="list-style-type: none"> <li>Transfer data length: 8 bits</li> </ul>
Transfer clock	<ul style="list-style-type: none"> <li>When internal clock is selected (bit 3 at addresses 03A0<sub>16</sub>, 03A8<sub>16</sub>, 01F8<sub>16</sub> = "0") : <math>f_i / 2(n+1)</math> (Note 1) <math>f_i = f_{2SIO}, f_{8SIO}, f_{32SIO}</math></li> <li>When external clock is selected (bit 3 at addresses 03A0<sub>16</sub>, 03A8<sub>16</sub>, 01F8<sub>16</sub> = "1") : Input from CLKi pin (Note 2)</li> </ul>
Transmission/reception control	<ul style="list-style-type: none"> <li><math>\overline{CTS}</math> function/<math>\overline{RTS}</math> function/<math>\overline{CTS}</math>, <math>\overline{RTS}</math> function chosen to be invalid</li> </ul>
Transmission start condition	<ul style="list-style-type: none"> <li>To start transmission, the following requirements must be met: <ul style="list-style-type: none"> <li>Transmit enable bit (bit 0 at addresses 03A5<sub>16</sub>, 03AD<sub>16</sub>, 01FD<sub>16</sub>) = "1"</li> <li>Transmit buffer empty flag (bit 1 at addresses 03A5<sub>16</sub>, 03AD<sub>16</sub>, 01FD<sub>16</sub>) = "0"</li> <li>When <math>\overline{CTS}</math> function selected, <math>\overline{CTS}</math> input level = "L"</li> </ul> </li> <li>Furthermore, if external clock is selected, the following requirements must also be met: <ul style="list-style-type: none"> <li>CLKi polarity select bit (bit 6 at addresses 03A4<sub>16</sub>, 03AC<sub>16</sub>, 01FC<sub>16</sub>) = "0": CLKi input level = "H"</li> <li>CLKi polarity select bit (bit 6 at addresses 03A4<sub>16</sub>, 03AC<sub>16</sub>, 01FC<sub>16</sub>) = "1": CLKi input level = "L"</li> </ul> </li> </ul>
Reception start condition	<ul style="list-style-type: none"> <li>To start reception, the following requirements must be met: <ul style="list-style-type: none"> <li>Receive enable bit (bit 2 at addresses 03A5<sub>16</sub>, 03AD<sub>16</sub>, 01FD<sub>16</sub>) = "1"</li> <li>Transmit enable bit (bit 0 at addresses 03A5<sub>16</sub>, 03AD<sub>16</sub>, 01FD<sub>16</sub>) = "1"</li> <li>Transmit buffer empty flag (bit 1 at addresses 03A5<sub>16</sub>, 03AD<sub>16</sub>, 01FD<sub>16</sub>) = "0"</li> </ul> </li> <li>Furthermore, if external clock is selected, the following requirements must also be met: <ul style="list-style-type: none"> <li>CLKi polarity select bit (bit 6 at addresses 03A4<sub>16</sub>, 03AC<sub>16</sub>, 01FC<sub>16</sub>) = "0": CLKi input level = "H"</li> <li>CLKi polarity select bit (bit 6 at addresses 03A4<sub>16</sub>, 03AC<sub>16</sub>, 01FC<sub>16</sub>) = "1": CLKi input level = "L"</li> </ul> </li> </ul>
Interrupt request generation timing	<ul style="list-style-type: none"> <li>When transmitting <ul style="list-style-type: none"> <li>Transmit interrupt cause select bit (bits 0, 1 at address 03B0<sub>16</sub>, bit 4 at address 01FD<sub>16</sub>) = "0": Interrupts requested when data transfer from UARTi transfer buffer register to UARTi transmit register is completed</li> <li>Transmit interrupt cause select bit (bits 0, 1 at address 03B0<sub>16</sub>, bit 4 at address 01FD<sub>16</sub>) = "1": Interrupts requested when data transmission from UARTi transfer register is completed</li> </ul> </li> <li>When receiving <ul style="list-style-type: none"> <li>Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is completed</li> </ul> </li> </ul>
Error detection	<ul style="list-style-type: none"> <li>Overrun error (Note 3) This error occurs when the next data is ready before contents of UARTi receive buffer register are read out</li> </ul>

Note 1: "n" denotes the value 00<sub>16</sub> to FF<sub>16</sub> that is set to the UART bit rate generator.

Note 2: Maximum 5 Mbps.

Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1".



## Clock synchronous serial I/O mode

Table 12-3. Specifications of clock synchronous serial I/O mode (2)

Item	Specification
Select function	<ul style="list-style-type: none"> <li>• CLK polarity selection Whether transmit data is output/input at the rising edge or falling edge of the transfer clock can be selected</li> <li>• LSB first/MSB first selection Whether transmission/reception begins with bit 0 or bit 7 can be selected</li> <li>• Continuous receive mode selection Reception is enabled simultaneously by a read from the receive buffer register</li> <li>• Transfer clock output from multiple pins selection (UART1) (Note) UART1 transfer clock can be chosen by software to be output from one of the two pins set</li> <li>• Separate <math>\overline{\text{CTS}}/\overline{\text{RTS}}</math> pins (UART0) (Note) UART0 <math>\overline{\text{CTS}}</math> and <math>\overline{\text{RTS}}</math> pins each can be assigned to separate pins</li> <li>• Switching serial data logic (UART2) Whether to reverse data in writing to the transmission buffer register or reading the reception buffer register can be selected.</li> <li>• TxD, RxD I/O polarity reverse (UART2) This function is reversing TxD port output and RxD port input. All I/O data level is reversed.</li> </ul>

Note: The transfer clock output from multiple pins and the separate  $\overline{\text{CTS}}/\overline{\text{RTS}}$  pins functions cannot be selected simultaneously.

### Clock synchronous serial I/O mode




Figure 12-9. UARTi transmit/receive mode register in clock synchronous serial I/O mode

## Clock synchronous serial I/O mode

Table 12-4 lists the functions of the input/output pins during clock synchronous serial I/O mode. This table shows the pin functions when the transfer clock output from multiple pins and the separate  $\overline{\text{CTS}}/\overline{\text{RTS}}$  pins functions are not selected. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)


**Table 12-4. Input/output pin functions in clock synchronous serial I/O mode**

Pin name	Function	Method of selection
TxDi (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)
RxDi (P62, P66, P71)	Serial data input	Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE16, bit 1 at address 03EF16) = "0" (Can be used as an input port when performing transmission only)
CLKi (P61, P65, P72)	Transfer clock output	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 01F816) = "0"
	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 01F816) = "1" Port P61, P65 and P72 direction register (bits 1 and 5 at address 03EE16, bit 2 at address 03EF16) = "0"
$\overline{\text{CTS}}/\overline{\text{RTS}}_i$ (P60, P64, P73)	$\overline{\text{CTS}}$ input	$\overline{\text{CTS}}/\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 01FC16) = "0" $\overline{\text{CTS}}/\overline{\text{RTS}}$ function select bit (bit 2 at address 03A416, 03AC16, 01FC16) = "0" Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE16, bit 3 at address 03EF16) = "0"
	$\overline{\text{RTS}}$ output	$\overline{\text{CTS}}/\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 01FC16) = "0" $\overline{\text{CTS}}/\overline{\text{RTS}}$ function select bit (bit 2 at address 03A416, 03AC16, 01FC16) = "1"
	Programmable I/O port	$\overline{\text{CTS}}/\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 01FC16) = "1"

(when transfer clock output from multiple pins and separate  $\overline{\text{CTS}}/\overline{\text{RTS}}$  pins functions are not selected)

Clock synchronous serial I/O mode

• Example of transmit timing (when internal clock is selected)



Shown in ( ) are bit symbols.


The above timing applies to the following settings:

- Internal clock is selected.
- CTS function is selected.
- CLK polarity select bit = "0".
- Transmit interrupt cause select bit = "0".

$$T_c = T_{CLK} = 2(n + 1) / f_i$$

$f_i$ : frequency of BRGi count source ( $f_2, f_8, f_{32}$ )  
 $n$ : value set to BRGi

• Example of receive timing (when external clock is selected)



Shown in ( ) are bit symbols.

The above timing applies to the following settings:

- External clock is selected.
- RTS function is selected.
- CLK polarity select bit = "0".

$f_{EXT}$ : frequency of external clock

- Meet the following conditions are met when the CLK input before data reception = "H"
- Transmit enable bit → "1"
  - Receive enable bit → "1"
  - Dummy data write to UARTi transmit buffer register

Figure 12-10. Typical transmit/receive timings in clock synchronous serial I/O mode

Clock synchronous serial I/O mode

(a) Polarity select function

As shown in Figure 12-11, the CLK polarity select bit (bit 6 at addresses 03A4<sub>16</sub>, 03AC<sub>16</sub>, 01FC<sub>16</sub>) allows selection of the polarity of the transfer clock.




Figure 12-11. Polarity of transfer clock

(b) LSB first/MSB first select function

As shown in Figure 12-12, when the transfer format select bit (bit 7 at addresses 03A4<sub>16</sub>, 03AC<sub>16</sub>, 01FC<sub>16</sub>) = "0", the transfer format is "LSB first"; when the bit = "1", the transfer format is "MSB first".





Figure 12-12. Transfer format

## Clock synchronous serial I/O mode

**(c) Transfer clock output from multiple pins function (UART1)**

This function allows the setting two transfer clock output pins and choosing one of the two to output a clock by using the CLK and CLKS select bit (bits 4 and 5 at address 03B016). (See Figure 12-13.) The multiple pins function is valid only when the internal clock is selected for UART1. Note that when this function is selected, UART1  $\overline{\text{CTS}}/\overline{\text{RTS}}$  function cannot be used.



**Figure 12-13. The transfer clock output from the multiple pins function usage**

**(d) Continuous receive mode**


If the continuous receive mode enable bit (bits 2 and 3 at address 03B016, bit 5 at address 01FD16) is set to "1", the unit is placed in continuous receive mode. In this mode, when the receive buffer register is read out, the unit simultaneously goes to a receive enable state without having to set dummy data to the transmit buffer register back again.

**(e) Separate  $\overline{\text{CTS}}/\overline{\text{RTS}}$  pins function (UART0)**

This function works the same way as in the clock asynchronous serial I/O (UART) mode. The method of setting and the input/output pin functions are both the same, so refer to select function in the next section, "(2) Clock asynchronous serial I/O (UART) mode." Note that this function is invalid if the transfer clock output from the multiple pins function is selected.

**(f) Serial data logic switch function (UART2)**

When the data logic select bit (bit6 at address 01FD16) = "1", and writing to transmit buffer register or reading from receive buffer register, data is reversed. Figure 12-14 shows the example of serial data logic switch timing.



**Figure 12-14. Serial data logic switch timing**

## Clock asynchronous serial I/O (UART) mode

### (2) Clock asynchronous serial I/O (UART) mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 13-1 and 13-2 list the specifications of the UART mode. Figure 13-1 shows the UART<sub>i</sub> transmit/receive mode register.

**Table 13-1. Specifications of UART Mode (1)**

Item	Specification
Transfer data format	<ul style="list-style-type: none"> <li>• Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected</li> <li>• Start bit: 1 bit</li> <li>• Parity bit: Odd, even, or nothing as selected</li> <li>• Stop bit: 1 bit or 2 bits as selected</li> </ul>
Transfer clock	<ul style="list-style-type: none"> <li>• When internal clock is selected (bit 3 at addresses 03A0<sub>16</sub>, 03A8<sub>16</sub>, 01F8<sub>16</sub>="0") : <math>f_i/16(n+1)</math> (Note 1) <math>f_i = f_{2SIO}, f_{8SIO}, f_{32SIO}</math></li> <li>• When external clock is selected (bit 3 at addresses 03A0<sub>16</sub>, 03A8<sub>16</sub>, 01F8<sub>16</sub>="1") : <math>f_{EXT}/16(n+1)</math>(Note 1) (Note 2)</li> </ul>
Transmission/reception control	<ul style="list-style-type: none"> <li>• <math>\overline{CTS}</math> function/<math>\overline{RTS}</math> function/<math>\overline{CTS}, \overline{RTS}</math> function chosen to be invalid</li> </ul>
Transmission start condition	<ul style="list-style-type: none"> <li>• To start transmission, the following requirements must be met: <ul style="list-style-type: none"> <li>- Transmit enable bit (bit 0 at addresses 03A5<sub>16</sub>, 03AD<sub>16</sub>, 01FD<sub>16</sub>) = "1"</li> <li>- Transmit buffer empty flag (bit 1 at addresses 03A5<sub>16</sub>, 03AD<sub>16</sub>, 01FD<sub>16</sub>) = "0"</li> <li>- When <math>\overline{CTS}</math> function selected, <math>\overline{CTS}</math> input level = "L"</li> </ul> </li> </ul>
Reception start condition	<ul style="list-style-type: none"> <li>• To start reception, the following requirements must be met: <ul style="list-style-type: none"> <li>- Receive enable bit (bit 2 at addresses 03A5<sub>16</sub>, 03AD<sub>16</sub>, 01FD<sub>16</sub>) = "1"</li> <li>- Start bit detection</li> </ul> </li> </ul>
Interrupt request generation timing	<ul style="list-style-type: none"> <li>• When transmitting <ul style="list-style-type: none"> <li>- Transmit interrupt cause select bits (bits 0,1 at address 03B0<sub>16</sub>, bit4 at address 01FD<sub>16</sub>) = "0": Interrupts requested when data transfer from UART<sub>i</sub> transfer buffer register to UART<sub>i</sub> transmit register is completed</li> <li>- Transmit interrupt cause select bits (bits 0, 1 at address 03B0<sub>16</sub>, bit4 at address 01FD<sub>16</sub>) = "1": Interrupts requested when data transmission from UART<sub>i</sub> transfer register is completed</li> </ul> </li> <li>• When receiving <ul style="list-style-type: none"> <li>- Interrupts requested when data transfer from UART<sub>i</sub> receive register to UART<sub>i</sub> receive buffer register is completed</li> </ul> </li> </ul>
Error detection	<ul style="list-style-type: none"> <li>• Overrun error (Note 3) <p>This error occurs when the next data is ready before contents of UART<sub>i</sub> receive buffer register are read out</p> </li> <li>• Framing error <p>This error occurs when the number of stop bits set is not detected</p> </li> <li>• Parity error <p>This error occurs when if parity is enabled, the number of 1's in parity and character bits does not match the number of 1's set</p> </li> <li>• Error sum flag <p>This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered</p> </li> </ul>

Note 1: 'n' denotes the value 00<sub>16</sub> to FF<sub>16</sub> that is set to the UART<sub>i</sub> bit rate generator.

Note 2:  $f_{EXT}$  is input from the CLK<sub>i</sub> pin.

Note 3: If an overrun error occurs, the UART<sub>i</sub> receive buffer will have the next data written in. Note also that the UART<sub>i</sub> receive interrupt request bit is not set to "1".

## Clock asynchronous serial I/O (UART) mode

Table 13-2. Specifications of UART Mode (2)

Item	Specification
Select function	<ul style="list-style-type: none"><li data-bbox="507 344 1426 416">• Separate <math>\overline{CTS}/\overline{RTS}</math> pins (UART0) UART0 <math>\overline{CTS}</math> and <math>\overline{RTS}</math> pins each can be assigned to separate pins</li><li data-bbox="507 427 1426 533">• Sleep mode selection (UART0, UART1) This mode is used to transfer data to and from one of multiple slave micro-computers</li><li data-bbox="507 544 1426 649">• Serial data logic switch (UART2) This function is reversing logic value of transferring data. Start bit, parity bit and stop bit are not reversed.</li><li data-bbox="507 660 1426 766">• TxD, RxD I/O polarity switch (UART2) This function is reversing TxD port output and RxD port input. All I/O data level is reversed.</li></ul>



Clock asynchronous serial I/O (UART) mode




Figure 13-1. UART<sub>i</sub> transmit/receive mode register in UART mode

## Clock asynchronous serial I/O (UART) mode

Table 13-3 lists the functions of the input/output pins during UART mode. This table shows the pin functions when the separate  $\overline{\text{CTS}}/\overline{\text{RTS}}$  pins function is not selected. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)


**Table 13-3. Input/output pin functions in UART mode**

Pin name	Function	Method of selection
TxDi (P63, P67, P70)	Serial data output	
RxDi (P62, P66, P71)	Serial data input	Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE16, bit 1 at address 03EF16) = "0" (Can be used as an input port when performing transmission only)
CLKi (P61, P65, P72)	Programmable I/O port	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 01F816) = "0"
	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 01F816) = "1" Port P61, P65 and P72 direction register (bits 1 and 5 at address 03EE16, bit 2 at address 03EF16) = "0"
$\overline{\text{CTS}}/\overline{\text{RTS}}\text{i}$ (P60, P64, P73)	$\overline{\text{CTS}}$ input	$\overline{\text{CTS}}/\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 01FC16) = "0" $\overline{\text{CTS}}/\overline{\text{RTS}}$ function select bit (bit 2 at address 03A416, 03AC16, 01FC16) = "0" Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE16, bit 3 at address 03EF16) = "0"
	$\overline{\text{RTS}}$ output	$\overline{\text{CTS}}/\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 01FC16) = "0" $\overline{\text{CTS}}/\overline{\text{RTS}}$ function select bit (bit 2 at address 03A416, 03AC16, 01FC16) = "1"
	Programmable I/O port	$\overline{\text{CTS}}/\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 01FC16) = "1"

(when separate CTS/RTS pins function is not selected)

Clock asynchronous serial I/O (UART) mode

• Example of transmit timing when transfer data is 8 bits long (parity enabled, one stop bit)



The above timing applies to the following settings :

- Parity is enabled.
- One stop bit.
- CTS function is selected.
- Transmit interrupt cause select bit = "1".


$$T_c = 16(n + 1) / f_i \text{ or } 16(n + 1) / f_{EXT}$$

$f_i$  : frequency of BRGi count source ( $f_{2SIO}$ ,  $f_{8SIO}$ ,  $f_{32SIO}$ )

$f_{EXT}$  : frequency of BRGi count source (external clock)

$n$  : value set to BRGi

• Example of transmit timing when transfer data is 9 bits long (parity disabled, two stop bits)



The above timing applies to the following settings :

- Parity is disabled.
- Two stop bits.
- CTS function is disabled.
- Transmit interrupt cause select bit = "0".

$$T_c = 16(n + 1) / f_i \text{ or } 16(n + 1) / f_{EXT}$$

$f_i$  : frequency of BRGi count source ( $f_{2SIO}$ ,  $f_{8SIO}$ ,  $f_{32SIO}$ )

$f_{EXT}$  : frequency of BRGi count source (external clock)

$n$  : value set to BRGi

Figure 13-2. Typical transmit timings in UART mode

Clock asynchronous serial I/O (UART) mode




Figure 13-3. Typical receive timing in UART mode

(a) Separate  $\overline{\text{CTS}}/\overline{\text{RTS}}$  pins function (UART0)

With the separate  $\overline{\text{CTS}}/\overline{\text{RTS}}$  bit (bit 6 at address 03B016) is set to "1", the unit outputs/inputs the  $\overline{\text{CTS}}$  and  $\overline{\text{RTS}}$  signals on different pins. (See Figure 13-4.) This function is valid only for UART0. Note that if this function is selected, the  $\overline{\text{CTS}}/\overline{\text{RTS}}$  function for UART1 cannot be used.




Figure 13-4. The separate  $\overline{\text{CTS}}/\overline{\text{RTS}}$  pins function usage

(b) Sleep mode (UART0, UART1)

This mode is used to transfer data between specific microcomputers among multiple microcomputers connected using UARTi. The sleep mode is selected when the sleep select bit (bit 7 at addresses 03A016, 03A816) is set to "1" during reception. In this mode, the unit performs receive operation when the MSB of the received data = "1" and does not perform receive operation when the MSB = "0".

Clock asynchronous serial I/O (UART) mode

**(c) Function for switching serial data logic (UART2)**

When the data logic select bit (bit 6 of address 01FD16) is assigned 1, data is inverted in writing to the transmission buffer register or reading the reception buffer register. Figure 13-5 shows the example of timing for switching serial data logic.




Figure 13-5. Timing for switching serial data logic

**(d) TxD, RxD I/O polarity reverse function (UART2)**

This function is to reverse TxD pin output and RxD pin input. The level of any data to be input or output (including the start bit, stop bit(s), and parity bit) is reversed. Set this function to "0" (not to reverse) for usual use.

**(e) Bus collision detection function (UART2)**

This function is to sample the output level of the TxD pin and the input level of the RxD pin at the rising edge of the transfer clock; if their values are different, then an interrupt request occurs. Figure 13-6 shows the example of detection timing of a buss collision (in UART mode).




Figure 13-6. Detection timing of a bus collision (in UART mode)

## Clock asynchronous serial I/O (UART) mode

**(3) Clock-asynchronous serial I/O mode (compliant with the SIM interface)**

The SIM interface is used for connecting the microcomputer with a memory card I/C or the like; adding some extra settings in UART2 clock-asynchronous serial I/O mode allows the user to effect this function. Table 13-4 shows the specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface).

**Table 13-4. Specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface)**

Item	Specification
Transfer data format	<ul style="list-style-type: none"> <li>• Transfer data 8-bit UART mode (bit 2 through bit 0 of address 01F8<sub>16</sub> = "1012")</li> <li>• One stop bit (bit 4 of address 01F8<sub>16</sub> = "0")</li> <li>• With the direct format chosen           <ul style="list-style-type: none"> <li>Set parity to "even" (bit 5 and bit 6 of address 01F8<sub>16</sub> = "1" and "1" respectively)</li> <li>Set data logic to "direct" (bit 6 of address 01FD<sub>16</sub> = "0").</li> <li>Set transfer format to LSB (bit 7 of address 01FC<sub>16</sub> = "0").</li> </ul> </li> <li>• With the inverse format chosen           <ul style="list-style-type: none"> <li>Set parity to "odd" (bit 5 and bit 6 of address 01F8<sub>16</sub> = "0" and "1" respectively)</li> <li>Set data logic to "inverse" (bit 6 of address 01FD<sub>16</sub> = "1")</li> <li>Set transfer format to MSB (bit 7 of address 01FC<sub>16</sub> = "1")</li> </ul> </li> </ul>
Transfer clock	<ul style="list-style-type: none"> <li>• With the internal clock chosen (bit 3 of address 01F8<sub>16</sub> = "0") : <math>f_i / 16 (n + 1)</math> (Note 1) : <math>f_i = f_2, f_8, f_{32}</math></li> <li>• With an external clock chosen (bit 3 of address 01F8<sub>16</sub> = "1") : <math>f_{EXT} / 16 (n+1)</math> (Note 1) (Note 2)</li> </ul>
Transmission / reception control	<ul style="list-style-type: none"> <li>• Disable the CTS and RTS function (bit 4 of address 01FC<sub>16</sub> = "1")</li> </ul>
Other settings	<ul style="list-style-type: none"> <li>• The sleep mode select function is not available for UART2</li> <li>• Set transmission interrupt factor to "transmission completed" (bit 4 of address 01FD<sub>16</sub> = "1")</li> </ul>
Transmission start condition	<ul style="list-style-type: none"> <li>• To start transmission, the following requirements must be met:           <ul style="list-style-type: none"> <li>- Transmit enable bit (bit 0 of address 01FD<sub>16</sub>) = "1"</li> <li>- Transmit buffer empty flag (bit 1 of address 01FD<sub>16</sub>) = "0"</li> </ul> </li> </ul>
Reception start condition	<ul style="list-style-type: none"> <li>• To start reception, the following requirements must be met:           <ul style="list-style-type: none"> <li>- Reception enable bit (bit 2 of address 01FD<sub>16</sub>) = "1"</li> <li>- Detection of a start bit</li> </ul> </li> </ul>
Interrupt request generation timing	<ul style="list-style-type: none"> <li>• When transmitting           <ul style="list-style-type: none"> <li>When data transmission from the UART2 transfer register is completed (bit 4 of address 01FD<sub>16</sub> = "1")</li> </ul> </li> <li>• When receiving           <ul style="list-style-type: none"> <li>When data transfer from the UART2 receive register to the UART2 receive buffer register is completed</li> </ul> </li> </ul>
Error detection	<ul style="list-style-type: none"> <li>• Overrun error (see the specifications of clock-asynchronous serial I/O) (Note 3)</li> <li>• Framing error (see the specifications of clock-asynchronous serial I/O)</li> <li>• Parity error (see the specifications of clock-asynchronous serial I/O)           <ul style="list-style-type: none"> <li>- On the reception side, an "L" level is output from the TxD<sub>2</sub> pin by use of the parity error signal output function (bit 7 of address 01FD<sub>16</sub> = "1") when a parity error is detected</li> <li>- On the transmission side, a parity error is detected by the level of input to the RxD<sub>2</sub> pin when a transmission interrupt occurs</li> </ul> </li> <li>• The error sum flag (see the specifications of clock-asynchronous serial I/O)</li> </ul>

Note 1: 'n' denotes the value 00<sub>16</sub> to FF<sub>16</sub> that is set to the UART<sub>i</sub> bit rate generator.

Note 2: f<sub>EXT</sub> is input from the CLK<sub>2</sub> pin.

Note 3: If an overrun error occurs, the UART<sub>2</sub> receive buffer will have the next data written in. Note also that the UART<sub>i</sub> receive interrupt request bit is not set to "1".

Clock asynchronous serial I/O (UART) mode




Figure 13-7. Typical transmit/receive timing in UART mode (compliant with the SIM interface)

Clock asynchronous serial I/O (UART) mode

(a) Function for outputting a parity error signal

With the error signal output enable bit (bit 7 of address 01FD16) assigned "1", you can output an "L" level from the TxD2 pin when a parity error is detected. In step with this function, the generation timing of a transmission completion interrupt changes to the detection timing of a parity error signal. Figure 13-8 shows the output timing of the parity error signal.




Figure 13-8. Output timing of the parity error signal

(b) Direct format/inverse format

Connecting the SIM card allows you to switch between direct format and inverse format. If you choose the direct format, D0 data is output from TxD2. If you choose the inverse format, D7 data is inverted and output from TxD2.

Figure 13-9 shows the SIM interface format.




Figure 13-9. SIM interface format



### Clock asynchronous serial I/O (UART) mode

---

Figure 13-10 shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.




Figure 13-10. Connecting the SIM interface

## UART2 Special Mode Register

### UART2 Special Mode Register

The UART2 special mode register (address 01F716) is used to control UART2 in various ways.

Figure 13-11 shows the special UART2 mode register.




Figure 13-11. UART2 special mode register

Table13-5. Features in I<sup>2</sup>C mode

	Function	Normal mode	I <sup>2</sup> C mode (Note 1)
1	Factor of interrupt number 10 (Note 2)	Bus collision detection	Start condition detection or stop condition detection
2	Factor of interrupt number 15 (Note 2)	UART2 transmission	No acknowledgment detection (NACK)
3	Factor of interrupt number 16 (Note 2)	UART2 reception	Acknowledgment detection (ACK)
4	UART2 transmission output delay	Not delayed	Delayed
5	P7 <sub>0</sub> at the time when UART2 is in use	TxD <sub>2</sub> (output)	SDA (input/output) (Note 3)
6	P7 <sub>1</sub> at the time when UART2 is in use	RxD <sub>2</sub> (input)	SCL (input/output)
7	P7 <sub>2</sub> at the time when UART2 is in use	CLK <sub>2</sub>	P7 <sub>2</sub>
8	DMA1 factor at the time when 1 1 0 1 is assigned to the DMA request factor selection bits	UART2 reception	Acknowledgment detection (ACK)
9	Noise filter width	15ns	50ns
10	Reading P7 <sub>1</sub>	Reading the terminal when 0 is assigned to the direction register	Reading the terminal regardless of the value of the direction register
11	Initial value of UART2 output	H level (when 0 is assigned to the CLK polarity select bit)	The value set in latch P7 <sub>0</sub> when the port is selected

Note 1: Make the settings given below when I<sup>2</sup>C mode is in use.

Set 0 1 0 in bits 2, 1, 0 of the UART2 transmission/reception mode register.

Disable the RTS/CTS function. Select TxD<sub>2</sub> as Nch. Choose the LSB First function.

Note 2: Follow the steps given below to switch from a factor to another.

1. Disable the interrupt of the corresponding number.
2. Switch from a factor to another.
3. Reset the interrupt request flag of the corresponding number.
4. Set an interrupt level of the corresponding number.

Note 3: Set an initial value of SDA transmission output when serial I/O is invalid.

## UART2 Special Mode Register

In the first place, the control bits related to the I<sup>2</sup>C bus(simplified I<sup>2</sup>C bus) interface are explained.


Bit 0 of the UART2 special mode register (01F7<sub>16</sub>) is used as the I<sup>2</sup>C mode selection bit.

Setting "1" in the I<sup>2</sup>C mode selection bit (bit 0) goes the circuit to achieve the I<sup>2</sup>C bus interface effective.

Table 13-5 shows the relation between the I<sup>2</sup>C mode selection bit and respective control workings.

In order to configure P70 as Nch open drain output, set bit 5 (Nch) in the UART transmit/receive control register 0 (U2C0).

Since this function uses clock-synchronous serial I/O mode, be sure to set this bit to "0" in UART mode.



**Figure 13-12. Functional block diagram for I<sup>2</sup>C mode**

Figure 13-12 shows the functional block diagram for I<sup>2</sup>C mode. Setting "1" in the I<sup>2</sup>C mode selection bit (IICM) causes ports P70, P71, and P72 to work as data transmission-reception terminal SDA, clock input-output terminal SCL, and port P72 respectively. A delay circuit is added to the SDA transmission output, so the SDA output changes after SCL fully goes to L. An attempt to read Port P71 (SCL) results in getting the terminal's level regardless of the content of the port direction register. The initial value of SDA transmission output in this mode goes to the value set in port P70. The interrupt factors of the bus collision detection interrupt, UART2 transmission interrupt, and of UART2 reception interrupt turn to the start/stop condition detection interrupt, acknowledgment non-detection interrupt, and acknowledgment detection interrupt respectively.

The start condition detection interrupt refers to the interrupt that occurs when the falling edge of the SDA terminal (P70) is detected with the SCL terminal (P71) staying "H". The stop condition detection interrupt refers to the interrupt that occurs when the rising edge of the SDA terminal (P70) is detected with the SCL terminal (P71) staying "H". The bus busy flag (bit 2 of the special UART2 mode register) is set to "1" by the

## UART2 Special Mode Register

---

start condition detection, and set to "0" by the stop condition detection. The acknowledgment non-detection interrupt refers to the interrupt that occurs when the SDA terminal level is detected still staying "H" at the rising edge of the 9th transmission clock. The acknowledgment detection interrupt refers to the interrupt that occurs when SDA terminal's level is detected already went to "L" at the 9th transmission clock. Also, assigning 1 1 0 1 (UART2 reception) to the DMA request factor selection bits provides the means to start up the DMA transfer by the effect of acknowledgment detection.

Bit 1 of the special UART2 mode register (01F716) is used as the arbitration loss detection flag control bit. Arbitration means the act of detecting the nonconformity between transmission data and SDA terminal data at the timing of the SCL rising edge. This detecting flag is located at bit 3 of the UART2 reception buffer register (01FF16), and "1" is set in this flag when nonconformity is detected. Use the arbitration loss detecting flag control bit to choose which way to use to update the flag, bit by bit or byte by byte. When setting this bit to "1" and updated the flag byte by byte if nonconformity is detected, the arbitration lost detecting flag is set to "1" at the falling edge of the 9th transmission clock.

If updated the flag byte by byte, must judge and clear ("0") the arbitration lost detecting flag after completing the first byte acknowledge detect and before starting the next one byte transmission.

Bit 3 of the special UART2 mode register is used as SCL- and L-synchronous output enabling bit. Setting this bit to "1" resets the P71 data register to "0" in synchronization with the SCL terminal level going to "L".

## UART2 Special Mode Register

Some other functions added are explained here. Figure 13-13 shows their workings.

Bit 4 of the UART2 special mode register is used as the bus collision detect sampling clock select bit. The bus collision detect interrupt occurs when the RxD2 level and TxD2 level do not match, but the nonconformity is detected in synchronization with the rising edge of the transfer clock signal if the bit is set to "0". If this bit is set to "1", the nonconformity is detected at the timing of the overflow of timer A0 rather than at the rising edge of the transfer clock.

Bit 5 of the UART2 special mode register is used as the auto clear function select bit of transmit enable bit. Setting this bit to "1" automatically resets the transmit enable bit to "0" when "1" is set in the bus collision detect interrupt request bit (nonconformity).

Bit 6 of the UART2 special mode register is used as the transmission start condition select bit. Setting this bit to "1" starts the TxD transmission in synchronization with the falling edge of the RxD terminal.




Figure 13-13. Other functions controlled by UART2 special mode register

## UART2 Special Mode Register 2

### UART2 Special Mode Register 2

The UART2 special mode register 2(address 01F6<sub>16</sub>) is used to further control UART2 in I<sup>2</sup>C mode.

Figure 13-14 shows the special UART2 mode register.




Figure 13-14. UART2 special mode register 2

## UART2 Special Mode Register 2

Bit 0 of the UART2 special mode register 2(address 01F616) is used as the I<sup>2</sup>C mode selection bit 2. Table 13-6 shows the types of control to be changed by I<sup>2</sup>C mode selection bit 2 when the I<sup>2</sup>C mode selection bit is set to "1". Table 13-7 shows the timing characteristics of detecting the start condition and the stop condition. Set the start/stop condition control bit (bit 7 of UART2 special mode register 2) to "1" in I<sup>2</sup>C mode.

**Table 13-6. Functions changed by I<sup>2</sup>C mode selection bit 2**


	Function	IICM2 = 0	IICM2 = 1
1	Factor of interrupt number 15	No acknowledgment detection (NACK)	UART2 transmission (the rising edge of the final bit of the clock)
2	Factor of interrupt number 16	Acknowledgment detection (ACK)	UART2 reception (the falling edge of the final bit of the clock)
3	DMA1 factor at the time when 1 1 0 1 is assigned to the DMA request factor selection bits	Acknowledgment detection (ACK)	UART2 reception (the falling edge of the final bit of the clock)
4	Timing for transferring data from the UART2 reception shift register to the reception buffer.	The rising edge of the final bit of the reception clock	The falling edge of the final bit of the reception clock
5	Timing for generating a UART2 reception/ACK interrupt request	The rising edge of the final bit of the reception clock	The falling edge of the final bit of the reception clock

**Table 13-7. Timing characteristics of detecting the start condition and the stop condition**


3 to 6 cycles < duration for setting-up (Note2)
3 to 6 cycles < duration for holding (Note2)

Note 1 : When the start/stop condition count bit is "1" .

Note 2 : "cycles" is in terms of the input oscillation frequency  $f(X_{IN})$  of the main clock.



## UART2 Special Mode Register 2

Figure 13-15. Functional block diagram for I<sup>2</sup>C mode

Functions available in I2C mode are shown in Figure 13-15 — a functional block diagram.

Bit 3 of the UART2 special mode register 2 (address 01F6<sub>16</sub>) is used as the SDA output stop bit. Setting this bit to "1" causes an arbitration loss to occur, and the SDA pin turns to high-impedance state the instant when the arbitration loss detecting flag is set to "1".

Bit 1 of the UART2 special mode register 2 (address 01F6<sub>16</sub>) is used as the clock synchronization bit. With this bit set to "1" at the time when the internal SCL is set to "H", the internal SCL turns to "L" if the falling edge is found in the SCL pin; and the baud rate generator reloads the set value, and start counting within the "L" interval. When the internal SCL changes from "L" to "H" with the SCL pin set to "L", stops counting the baud rate generator, and starts counting it again when the SCL pin turns to "H". Due to this function, the UART2 transmission-reception clock becomes the logical product of the signal flowing through the internal SCL and that flowing through the SCL pin. This function operates over the period from the moment earlier by a half cycle than falling edge of the UART2 first clock to the rising edge of the ninth bit. To use this function, choose the internal clock for the transfer clock.

Bit 2 of the UART2 special mode register 2 (01F6<sub>16</sub>) is used as the SCL wait output bit. Setting this bit to "1" causes the SCL pin to be fixed to "L" at the falling edge of the ninth bit of the clock. Setting this bit to "0" frees the output fixed to "L".



## UART2 Special Mode Register 2

---

Bit 4 of the UART2 special mode register 2 (address  $01F6_{16}$ ) is used as the UART2 initialization bit. Setting this bit to "1", and when the start condition is detected, the microcomputer operates as follows:

- (1) The transmission shift register is initialized, and the content of the transmission register is transferred to the transmission shift register. This starts transmission by dealing with the clock entered next as the first bit. The UART2 output value, however, does not change until the first bit data is output after the entrance of the clock, and remains unchanged from the value at the moment when the microcomputer detected the start condition.
- (2) The reception shift register is initialized, and the microcomputer starts reception by dealing with the clock entered next as the first bit.
- (3) The SCL wait output bit turns to "1". This turns the SCL pin to "L" at the falling edge of the ninth bit of the clock.

Starting to transmit/receive signals to/from UART2 using this function does not change the value of the transmission buffer empty flag. To use this function, choose the external clock for the transfer clock.

Bit 5 of the UART2 special mode register 2 ( $01F6_{16}$ ) is used as the SCL pin wait output bit 2. Setting this bit to "1" with the serial I/O specified allows the user to forcibly output an "L" from the SCL pin even if UART2 is in operation. Setting this bit to "0" frees the "L" output from the SCL pin, and the UART2 clock is input/output.

Bit 6 of the UART special mode register 2 ( $01F6_{16}$ ) is used as the SDA output enable bit. Setting this bit to "1" forces the SDA pin to turn to the high-impedance state. Refrain from changing the value of this bit at the rising edge of the UART2 transfer clock. There can be instances in which arbitration loss detecting flag is turned on.

### S I/O3

S I/O3 is exclusive clock-synchronous serial I/O.

Figure 14-1 shows the S I/O3 block diagram, and Figure 14-2 shows the S I/O3 control register.

Table 14-1 shows the specifications of S I/O3.




Figure 14-1. S I/O3 block diagram




Figure 14-2. S I/O3 control register

**Table 14-1. Specifications of S I/O3**


Item	Specifications
Transfer data format	<ul style="list-style-type: none"> <li>Transfer data length: 8 bits</li> </ul>
Transfer clock	<ul style="list-style-type: none"> <li>With the internal clock selected (bit 6 of 01E216 = "1"): f2SIO/2(n+1), f8SIO/2(n+1), f32SIO/2(n+1) (Note 1)</li> <li>With the external clock selected (bit 6 of 01E216): Input from the CLK3 terminal (Note 2)</li> </ul>
Conditions for transmission/reception start	<ul style="list-style-type: none"> <li>To start transmit/reception, the following requirements must be met:                             <ul style="list-style-type: none"> <li>Select the synchronous clock (use bit 6 of 01E216).</li> <li>Select a frequency dividing ratio if the internal clock has been selected (use bits 0 and 1 of 01E216).</li> <li>SOUT3 initial value set bit (use bit 7 of 01E216) = 1.</li> <li>S I/O3 port select bit (bit 3 of 01E216) = 1.</li> <li>Select the transfer direction (use bit 5 of 01E216)</li> </ul> </li> <li>To use S I/O3 interrupts, the following requirements must be met:                             <ul style="list-style-type: none"> <li>S I/O3 interrupt request bit (bit 3 of 004916) = 0.</li> </ul> </li> </ul>
Interrupt request generation timing	<ul style="list-style-type: none"> <li>An interrupt occurs after counting eight transfer clock either in transmitting or receiving data. (Note 3)                             <ul style="list-style-type: none"> <li>In transmitting: At the time data transfer from the S I/O3 transmission/reception register finishes.</li> <li>In receiving: At the time data reception to the S I/O3 transmission/reception register finishes.</li> </ul> </li> </ul>
Select function	<ul style="list-style-type: none"> <li>LSB first or MSB first selection</li> </ul> <p>Whether transmission/reception begins with bit 0 or bit 7 can be selected.</p>

Note 1: n is a value from 0016 through FF16 set in the S I/O3 transfer rate register.

Note 2: With the external clock selected:

- To write to the S I/O3 transmission/reception register (01E216), enter the "H" level to the CLK3 terminal. Also, to write to the bit 7 (SOUT3 initial value set bit) of SI/O3 control register (01E216), enter the "H" level to the CLK3 terminal.
- The S I/O3 circuit keeps on with the shift operation as long as the synchronous clock is entered in it, so stop the synchronous clock at the instant when it counts to eight. The internal clock, if selected, automatically stops.

Note 3: If the internal clock is used for the synchronous clock, the transfer clock signal stops at the "H" state.



**Figure 14-3. SI/O3 related register**

■ **Functions for setting an SOUT3 initial value**

In carrying out transmission, the output level of the SOUT3 terminal as it is before transmitting 1-bit data can be set either to "H" or to "L". Figure 14-4 shows the timing chart for setting an SOUT3 initial value and how to set it.




Figure 14-4. Timing chart for setting SOUT3's initial value and how to set it

■ **S I/O3 operation timing**

Figure 14-5 shows the S I/O3 operation timing




Figure 14-5. S I/O3 operation timing chart

## A-D Converter

## A-D Converter

The A-D converter consists of one 10-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. Pins P00 to P07, P20 to P27, P100 to P107, P95, and P96 function as the analog signal input pins. The direction registers of these pins for A-D conversion must therefore be set to input. The Vref connect bit (bit 5 at address 03D716) can be used to isolate the resistance ladder of the A-D converter from the reference voltage input pin (VREF) when the A-D converter is not used. Doing so stops any current flowing into the resistance ladder from VREF, reducing the power dissipation. When using the A-D converter, start A-D conversion only after setting bit 5 of 03D716 to connect VREF.

The result of A-D conversion is stored in the A-D registers of the selected pins. When set to 10-bit precision, the low 8 bits are stored in the even addresses and the high 2 bits in the odd addresses. When set to 8-bit precision, the 8 bits are stored in the even addresses.

Table 15-1 shows the performance of the A-D converter. Figure 15-1 shows the block diagram of the A-D converter, and Figures 15-2 and 15-3 show the A-D converter-related registers.

Table 15-1. Performance of A-D converter

Item	Performance
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)
Analog input voltage (Note 1)	0V to AVCC (VCC)
Operating condition (Note 2)	VCC = 5V, fAD2 divided by 1, 2, or 4, fAD2=f(XIN) divided by 1 or 2
Resolution	8-bit or 10-bit (selectable)
Absolute precision	VCC = 5V <ul style="list-style-type: none"> <li>• Without sample and hold function ±3LSB</li> <li>• With sample and hold function (8-bit resolution) ±2LSB</li> <li>• With sample and hold function (10-bit resolution) AN0 to AN7 input : ±3LSB ANEX0 and ANEX1 input (including mode in which external operation amp is connected) : ±7LSB</li> </ul>
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, and repeat sweep mode 1
Analog input pins	24 pins (AN0 to AN7, AN00 to AN07 and AN20 to AN27) + 2 pins (ANEX0 and ANEX1)
A-D conversion start condition	<ul style="list-style-type: none"> <li>• Software trigger A-D conversion starts when the A-D conversion start flag changes to "1"</li> <li>• External trigger (can be retriggered) A-D conversion starts when the A-D conversion start flag is "1" and the <math>\overline{\text{ADTRG/P97}}</math> input changes from "H" to "L"</li> </ul>
Conversion speed per pin	<ul style="list-style-type: none"> <li>• Without sample and hold function 8-bit resolution: 49 <math>\phi_{\text{AD}}</math> cycles, 10-bit resolution: 59 <math>\phi_{\text{AD}}</math> cycles</li> <li>• With sample and hold function 8-bit resolution: 28 <math>\phi_{\text{AD}}</math> cycles, 10-bit resolution: 33 <math>\phi_{\text{AD}}</math> cycles</li> </ul>


Note 1: Does not depend on use of sample and hold function.

Note 2: Without sample and hold function, set the  $\phi_{\text{AD}}$  frequency to 250kHz min.

With the sample and hold function, set the  $\phi_{\text{AD}}$  frequency to 1MHz min.

In either case, the  $\phi_{\text{AD}}$  frequency may not exceed 10 MHz.

**A-D Converter**



**Figure 15-1. Block diagram of A-D converter**

A-D Converter




Figure 15-2. A-D converter-related registers (1)

A-D Converter




Figure 15-3. A-D converter-related registers (2)



A-D Converter

(1) One-shot mode

In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D conversion. Table 15-2 shows the specifications of one-shot mode. Figure 15-4 shows the A-D control register in one-shot mode.

Table 15-2. One-shot mode specifications

Item	Specification
Function	The pin selected by the analog input pin select bit is used for one A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	<ul style="list-style-type: none"> <li>End of A-D conversion (A-D conversion start flag changes to "0", except when external trigger is selected)</li> <li>Writing "0" to A-D conversion start flag</li> </ul>
Interrupt request generation timing	End of A-D conversion
Input pin	One of AN0 to AN7, as selected
Reading of result of A-D converter	Read A-D register corresponding to selected pin




Figure 15-4. A-D conversion register in one-shot mode

## A-D Converter

## (2) Repeat mode

In repeat mode, the pin selected using the analog input pin select bit is used for repeated A-D conversion. Table 15-3 shows the specifications of repeat mode. Figure 15-5 shows the A-D control register in repeat mode.

Table 15-3. Repeat mode specifications

Item	Specification
Function	The pin selected by the analog input pin select bit is used for repeated A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	One of AN0 to AN7, as selected
Reading of result of A-D converter	Read A-D register corresponding to selected pin




Figure 15-5. A-D conversion register in repeat mode

A-D Converter

(3) Single sweep mode

In single sweep mode, the pins selected using the A-D sweep pin select bit are used for one-by-one A-D conversion. Table 15-4 shows the specifications of single sweep mode. Figure 15-6 shows the A-D control register in single sweep mode.

Table 15-4. Single sweep mode specifications

Item	Specification
Function	The pins selected by the A-D sweep pin select bit are used for one-by-one A-D conversion
Start condition	Writing "1" to A-D converter start flag
Stop condition	<ul style="list-style-type: none"> <li>End of A-D conversion (A-D conversion start flag changes to "0", except when external trigger is selected)</li> <li>Writing "0" to A-D conversion start flag</li> </ul>
Interrupt request generation timing	End of A-D conversion
Input pin	AN0 and AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), or AN0 to AN7 (8 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin




Figure 15-6. A-D conversion register in single sweep mode


## A-D Converter

**(4) Repeat sweep mode 0**

In repeat sweep mode 0, the pins selected using the A-D sweep pin select bit are used for repeat sweep A-D conversion. Table 15-5 shows the specifications of repeat sweep mode 0. Figure 15-7 shows the A-D control register in repeat sweep mode 0.

**Table 15-5. Repeat sweep mode 0 specifications**

Item	Specification
Function	The pins selected by the A-D sweep pin select bit are used for repeat sweep A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	AN <sub>0</sub> and AN <sub>1</sub> (2 pins), AN <sub>0</sub> to AN <sub>3</sub> (4 pins), AN <sub>0</sub> to AN <sub>5</sub> (6 pins), or AN <sub>0</sub> to AN <sub>7</sub> (8 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)

**Figure 15-7. A-D conversion register in repeat sweep mode 0**

A-D Converter

(5) Repeat sweep mode 1

In repeat sweep mode 1, all pins are used for A-D conversion with emphasis on the pin or pins selected using the A-D sweep pin select bit. Table 15-6 shows the specifications of repeat sweep mode 1. Figure 15-8 shows the A-D control register in repeat sweep mode 1.

Table 15-6. Repeat sweep mode 1 specifications

Item	Specification
Function	All pins perform repeat sweep A-D conversion, with emphasis on the pin or pins selected by the A-D sweep pin select bit Example : AN0 selected AN0 — AN1 — AN0 — AN2 — AN0 — AN3, etc
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	AN0 (1 pin), AN0 and AN1 (2 pins), AN0 to AN2 (3 pins), AN0 to AN3 (4 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)




Figure 15-8. A-D conversion register in repeat sweep mode 1

## A-D Converter

**(a) Sample and hold**

Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 03D416) to "1". When sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28 f AD cycle is achieved with 8-bit resolution and 33 f AD with 10-bit resolution. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample and hold is to be used.

**(b) Extended analog input pins**

In one-shot mode and repeat mode, the input via the extended analog input pins ANEX0 and ANEX1 can also be converted from analog to digital.

When bit 6 of the A-D control register 1 (address 03D716) is "1" and bit 7 is "0", input via ANEX0 is converted from analog to digital. The result of conversion is stored in A-D register 0.

When bit 6 of the A-D control register 1 (address 03D716) is "0" and bit 7 is "1", input via ANEX1 is converted from analog to digital. The result of conversion is stored in A-D register 1.

**(c) External operation amp connection mode**

In this mode, multiple external analog inputs via the extended analog input pins, ANEX0 and ANEX1, can be amplified together by just one operation amp and used as the input for A-D conversion.

When bit 6 of the A-D control register 1 (address 03D716) is "1" and bit 7 is "1", input via AN0 to AN7 is output from ANEX0. The input from ANEX1 is converted from analog to digital and the result stored in the corresponding A-D register. The speed of A-D conversion depends on the response of the external operation amp. Do not connect the ANEX0 and ANEX1 pins directly. Figure 15-9 is an example of how to connect the pins in external operation amp mode.




Figure 15-9. Example of external op-amp connection mode

D-A Converter

**D-A Converter**

This is an 8-bit, R-2R type D-A converter. The microcomputer contains two independent D-A converters of this type.

D-A conversion is performed when a value is written to the corresponding D-A register. Bits 0 and 1 (D-A output enable bits) of the D-A control register decide if the result of conversion is to be output. Do not set the target port to output mode if D-A conversion is to be performed.

Output analog voltage (V) is determined by a set value (n : decimal) in the D-A register.


$$V = V_{REF} \times n / 256 \quad (n = 0 \text{ to } 255)$$

V<sub>REF</sub> : reference voltage

Table 16-1 lists the performance of the D-A converter. Figure 16-1 shows the block diagram of the D-A converter. Figure 16-2 shows the D-A control register.

**Table 16-1. Performance of D-A converter**

Item	Performance
Conversion method	R-2R method
Resolution	8 bits
Analog output pin	2 channels



**Figure 16-1. Block diagram of D-A converter**

D-A Converter




Figure 16-2. D-A control register




Figure 16-3. D-A converter equivalent circuit



### CRC Calculation Circuit

The Cyclic Redundancy Check (CRC) calculation circuit detects an error in data blocks. The microcomputer uses a generator polynomial of CRC\_CCITT ( $X^{16} + X^{12} + X^5 + 1$ ) to generate CRC code.

The CRC code is a 16-bit code generated for a block of a given data length in multiples of 8 bits. The CRC code is set in a CRC data register each time one byte of data is transferred to a CRC input register after writing an initial value into the CRC data register. Generation of CRC code for one byte of data is completed in two machine cycles.

Figure 17-1 shows the block diagram of the CRC circuit. Figure 17-2 shows the CRC-related registers.

Figure 17-3 shows the calculation example using the CRC calculation circuit.




Figure 17-1. Block diagram of CRC circuit




Figure 17-2. CRC-related registers

CRC





Figure 17-3. Calculation example using the CRC calculation circuit

## CAN Module

**CAN Module 0/1**

The CAN module provides the CAN (Controller Area Network) serial-bus data communication interface. This asynchronous communication protocol is used in distributed systems, such as automotive and industrial control systems and where high-speed processing and data exchange are required with a very high level of security. This module supports data transfer rates up to 1 Mbps.

According to the BOSCH 2.0B CAN protocol specification, the CAN module can handle and process both the standard and extended identifier message formats. For more details, refer to the BOSCH CAN Specification 2.0B, hereinafter referred to as CAN specification.



**Figure 18-1. Block diagram of one CAN module**

Figure 18-1 shows a block diagram of the M16C CAN module. The main functional blocks in this description are:

- Protocol Controller:** This controller handles the bus arbitration and the CAN serial communication protocol message transmission and reception services, i.e. bit stuffing, CRC, error status etc.
- Message Mailbox:** This memory block consists of several message slots which can be configured to act either as a transmit- or receive message box. Each slot consists of a relevant identifier, data length code, a data field (8 bytes) and a communication time stamp. This message slot time stamp value corresponds to the instant of time (event) when the Protocol Controller indicates a successful CAN message reception.
- Acceptance Filter:** This block performs the CAN comparison between the identifier of the received message and the key identifier of all receive slots. For this acceptance filter, users can define the content of special mask registers to filter a range of identifier for the corresponding message slot.
- 16 bit Timer:** This 16 bit timer is used for a time stamp function. The timer provides the counter status which will be stored together with the received message in the message mailbox.

## CAN Module

**Wake Up Logic:** The MCU can be set to stop- or wait mode to reduce power consumption. This module provides the possibility to wake up the MCU from sleep mode via the CAN bus (refer to section CAN wake up interrupt).

**Interrupt Generation:** The CAN module signals the CPU different events via 6 interrupts.

Four interrupt channels are used for successful CAN message transmission and reception indication, i.e. 'message receive successful' interrupt (C0RECIC/C1RECIC) and 'message transmit successful' interrupt (C0TRMIC/ C1TRMIC).

One interrupt signals if the CAN module enters an error operating state (C01ERRIC), i.e. 'error passive', 'bus off' and if any CAN bus error occurred in the communication process. The CAN bus error interrupt generation can be individually disabled in the CAN Control Register.

The wake up case will also be flagged to the CPU by an additional interrupt line (C01WKPIC).

## Interrupts

- 6 Interrupts

- CAN0- Successful Transmission Interrupt

- CAN0- Successful Reception Interrupt

- CAN1- Successful Transmission Interrupt

- CAN1- Successful Reception Interrupt

- CAN0/1- Error Interrupt

- Error Passive State

- Error BusOff State

- Bus Error (this feature could be disabled separately)

- CAN0/1- Wake Up Interrupt

When the CPU detects an Successful Transmission/Reception Interrupt, the CAN Status Register must be read to determine which Mailbox has issued the interrupt.

## Memory Map of the CAN0/1 Special Function Registers

This memory map is valid for both CAN channels (CAN0 and CAN1)

- CAN Mailboxes

- 16 message slots (each mailbox comprises 16 bytes (8 words))

- fixed mailbox-organization

- 'Basic CAN'-feature is composed of two regular CAN slots (#14/15) - This feature is implemented as an option.

- CAN Mask Registers

- 3 masks for the acceptance filter (refer to section 'Mask Register and Acceptance Filter') (each mask comprises 6 bytes)

- CAN SFR Registers

- 9 CAN Special Function Registers

- **Control Register** (16 Bits): controls the CAN module.

- **Status Register** (16 Bits): displays the status of the CAN module.

- **Slot Status Register** (16 Bits): for each slot, the current content status is monitored.

- **Interrupt Control Register** (16 Bits): for each slot, the interrupts can be disabled.

- **Extended ID Register** (16 Bits): distinguishes between ExtendedID and StandardID mailboxes.

- **Configuration Register** (16 Bits): configuration of the bus timing

- **REC Register** (8 Bits) : receive error counter of the CAN module

- **TEC Register** (8 Bits) : transmit error counter of the CAN module

- **Time Stamp Register** (16 Bits): time stamp counter

## CAN Module

## Memory Map of a Message Object

Address	Content	
	Byte Order (8 Bits)	Word Order (16 Bits)
$0060_{16} + x \cdot 16 + 0$	StdID [10 to 6]	StdID [5 to 0]
$0060_{16} + x \cdot 16 + 1$	StdID [5 to 0]	StdID [10 to 6]
$0060_{16} + x \cdot 16 + 2$	ExtID [17 to 14]	ExtID [13 to 6]
$0060_{16} + x \cdot 16 + 3$	ExtID [13 to 6]	ExtID [17 to 14]
$0060_{16} + x \cdot 16 + 4$	ExtID [5 to 0]	DLC
$0060_{16} + x \cdot 16 + 5$	DLC	ExtID [5 to 0]
$0060_{16} + x \cdot 16 + 6$	Data Byte 0	Data Byte 1
$0060_{16} + x \cdot 16 + 7$	Data Byte 1	Data Byte 0
...	...	...
$0060_{16} + x \cdot 16 + 13$	Data Byte 7	Data Byte 6
$0060_{16} + x \cdot 16 + 14$	Time Stamp Upper Byte	Time Stamp Lower Byte
$0060_{16} + x \cdot 16 + 15$	Time Stamp Lower Byte	Time Stamp Upper Byte

Note: x: Number of message slot (x = 0 to 15)

Table 18-1. Message object overview (CAN0)

Address	Content	
	Byte Order (8 Bits)	Word Order (16 Bits)
$0260_{16} + x \cdot 16 + 0$	StdID [10 to 6]	StdID [5 to 0]
$0260_{16} + x \cdot 16 + 1$	StdID [5 to 0]	StdID [10 to 6]
$0260_{16} + x \cdot 16 + 2$	ExtID [17 to 14]	ExtID [13 to 6]
$0260_{16} + x \cdot 16 + 3$	ExtID [13 to 6]	ExtID [17 to 14]
$0260_{16} + x \cdot 16 + 4$	ExtID [5 to 0]	DLC
$0260_{16} + x \cdot 16 + 5$	DLC	ExtID [5 to 0]
$0260_{16} + x \cdot 16 + 6$	Data Byte 0	Data Byte 1
$0260_{16} + x \cdot 16 + 7$	Data Byte 1	Data Byte 0
...	...	...
$0260_{16} + x \cdot 16 + 13$	Data Byte 7	Data Byte 6
$0260_{16} + x \cdot 16 + 14$	Time Stamp Upper Byte	Time Stamp Lower Byte
$0260_{16} + x \cdot 16 + 15$	Time Stamp Lower Byte	Time Stamp Upper Byte

Note: x: Number of message slot (x = 0 to 15)

Table 18-2. Message object overview (CAN1)

To access the message memory, either linear address order (byte access) or crossed address order (word access), which supports word access especially for even addresses, can be selected. The location of the message object bytes depends on the Message Order control bit (MsgOrder), which selects byte- or word address order. Refer also to section 'CAN Control Register'.



## CAN Module

## CAN Configuration Register

A programmable clock prescaler is used to derive the CAN module basic clock from the clock frequency  $f_{CAN0/1}/2$ . Bit 0 to bit 3 of the CAN configuration register represent the prescaler, allowing a division ratio of 1 to 1/16 to be selected. So the CAN module basic clock frequency  $f_{CANB}$  can be calculated as follows:

$$f_{CANB} = \frac{f_{CAN0/1}}{2 \times (BRP + 1)}$$

where BRP is the value of the prescaler (selectable from 0 to 15). The effective baud rate of the CAN bus communication depends on the CAN bus timing control parameters and will be explained below.




Figure 18-4. Generation of CAN basic clock frequency

## CAN bus timing control

Each bit-time consists of four different segments:




Figure 18-5. Bit timing


The first segment (SS) is fixed to one Time Quantum, the segments PR, PH1 and PH2 can be programmed from 1 to 8 Time Quanta by the CAN configuration register. The whole bit-time has to consist of minimum 8 and maximum 25 Time Quanta. The duration of one Time Quantum is the cycle time of  $f_{CANB}$ .

$$Baudrate = \frac{f_{CAN0/1}}{2 \times (BRP + 1) \times Num(quanta)}$$

For example: assuming  $f_{X_{16}}=16\text{MHz}$  and  $BRP=0$ , one Time Quantum will be 125ns long. This allows a maximum transmission rate of 1Mbps (assuming 8 Time Quanta per bit-time).


CAN Module

CAN Configuration Registers



Symbol	Address	When reset
C0CONR	021A <sub>16</sub>	Indeterminate
C1CONR	023A <sub>16</sub>	Indeterminate

Bit symbol	Bit name	Function	R	W
BRP	Prescaler Divider	Prescaler division ratio selection b3 b2 b1 b0 0 0 0 0 : 1 0 0 0 1 : 1/2 0 0 1 0 : 1/3 ... 1 1 1 1 : 1/16	O	O
SAM	Sampling Control Bit	0: One sample per bit 1: Three samples per bit	O	O
PR	Propagation Time	Duration Control Bits b7 b6 b5 0 0 0 : One Time Quantum 0 0 1 : Two Time Quanta ... 1 1 0 : Seven Time Quanta 1 1 1 : Eight Time Quanta	O	O



Symbol	Address	When reset
C0CONR	021B <sub>16</sub>	Indeterminate
C1CONR	023B <sub>16</sub>	Indeterminate

Bit symbol	Bit name	Function	R	W
PH1	Phase Buffer Segment 1	Duration Control Bits b2 b1 b0 0 0 0 : One Time Quantum 0 0 1 : Two Time Quanta ... 1 1 0 : Seven Time Quanta 1 1 1 : Eight Time Quanta	O	O
PH2	Phase Buffer Segment 2	Duration Control Bits b5 b4 b3 0 0 0 : One Time Quantum 0 0 1 : Two Time Quanta ... 1 1 0 : Seven Time Quanta 1 1 1 : Eight Time Quanta	O	O
SJW	Synchronization Jump Width	Control Bits b7 b6 0 0 : One Time Quantum 0 1 : Two Time Quanta 1 0 : Three Time Quanta 1 1 : Four Time Quanta	O	O

Figure 18-6. Description of CAN configuration register (Settings for CAN bus timing)



CAN Module

CAN Control Register




Figure 18-7. Structure of CAN control register

## CAN Module

---

After leaving the MCU 'Reset'-state, the CAN module starts in 'Reset/Initialization' mode. All module setup parameters should be written in the relevant registers to enable the CAN module to take part in the CAN bus communication with the correct transfer rate, bit timing etc. (CAN Configuration Register). After finishing the initialization stage, the 'Reset' bit (CAN Control Register) has to be cleared by the user and the CAN module will start the bus participation according to the CAN specification.

In order to change the existing setting of the protocol configuration, activate 'Reset/Initialization' mode also during normal operation. In this case, the CAN module will leave the CAN bus communication in conformity with the protocol. This means, a just started transmit process has to be finished before entering the 'reset' state.

In case the protocol engine enters the 'Error BusOff' state, the system can be restarted in 'Error Active' mode by setting the 'RetBusOff' bit in the CAN Control Register. This 'reset' for the 'protocol controller' has no effect on the CAN-Interface configuration. The entire slot-configuration, slot contents and all SFR settings will be kept without changes.


## CAN Module

**Basic CAN Feature**

Some applications for the CAN network operate with more than 16 message types (identifiers), so an original CAN approach (one slot corresponds to one message type) is not a feasible way for these systems. The first approach to give system support for these applications is the sophisticated mask concept implemented in this CAN module (refer to section 'Mask Register and Acceptance Filter').

In case there is the requirement to receive most or all messages from the CAN bus (performing further acceptance filter by software), the CAN module provides a special slot configuration to support this kind of system solution. In the normal operation mode, the received message is stored in the first fitting message slot. The slots under consideration for this decision will be determined in the acceptance filter phase. In this case many messages will be received by one slot, the CPU is heavily loaded to serve this slot without losing a message because of 'overwriting' (receiving the next fitting message).

By activating the 'Basic CAN' feature, the slot scheduling in 'receive' case changes for slot #14 and #15. Received messages are stored alternately in these two message boxes.



**Figure 18-8. Receive slot scheduling for implementing the 'Basic CAN' feature**

The CAN module uses two different slot addresses to build the Basic CAN feature (no shadow buffer concept). The 'lock/unlock' function will be controlled exclusively by the CAN module without any influence of the CPU. There is no 'message protection mechanism' implemented, so the message n+2 will overwrite the content of message n (Figure 18-7).

The following restrictions have to be kept in case of using the 'Basic CAN' feature:

- The module configuration ('Basic CAN' ON/OFF) should be selected before leaving the 'Reset/Initialization' state. The CAN module will store the first fitting message into slot #14 (in case the filtering failed for all preceding slots). In case the 'Basic CAN' feature will be enabled or disabled 'on the fly', the slot where the first message will be stored is undetermined.
- The CAN module never checks, whether or not the received message will be accepted by slot #15 when slot #14 is locked (last message is stored in slot #14). Therefore it is recommended to use the same identifier for the message slots #14 and #15 (building the 'Basic CAN' channel) and the same mask values for both local masks. Otherwise a received message might be dropped by the CAN module, although slot #14 could accept this message.

## CAN Module

In the 'Basic CAN' mode, two exceptions regarding the message control register and the general configuration concept exist:

### 1. CAN Frame Type Tolerance

In the 'normal operation mode', decide if an activated slot should handle 'data' or 'remote' frames. It is not possible to receive 'data' frames and 'remote' frames in the same slot without a reconfiguration process by the CPU.

In case of the operation with a 'Basic CAN' channel, this behavior is not tolerable, because both frame types must be handled without CPU interaction.

Therefore, the 'Basic CAN' feature enables message slots #14 and #15 to receive both types of CAN frames, 'data'- and 'remote' frames.

### 2. CAN Frame Type Indication

In the 'normal operation mode', the Extended ID register (C0IDR/C1IDR) dictates the type of frames, i.e. Extended or Standard, which can be handled by the message box. As described in the upper section for the 'Basic CAN' slots, it is possible to receive both frame types irrespective of the slot configuration. Therefore, the CAN module provides the frame type information in the corresponding message control register.

Because the 'RemActive' information is not needed for the 'Basic CAN' slot function, the frame type information is mapped to this location (refer to section 'CAN Message Control Register'). The content of this bit corresponds to the frame type stored last in this slot location .

## CAN Extended ID Register




Figure 18-9. Structure of CAN extended ID register

CAN Module

CAN Message Control Register




Figure 18-10. Structure of CAN message control register

## CAN Module

## Reception- and Transmission Modes

TrmReq	RecReq	Remote	RspLock	Description
0	0	-	-	Configuration Mode CPU could configure new transfer mode for this mailbox.
0	1	0	-	Mailbox is configured as a <b>Receivebox for Dataframes</b> .
1	0	1	0	1. Step: Mailbox <b>transmits Remoteframe</b> (RemAct-Bit is 1) 2. Step: Mailbox becomes a <b>Receivebox for Dataframes</b> - RemActive-Bit is set to 0. <b>Exception:</b> When the matching dataframe is already detected on the busline before the remoteframe can be sent, the mailbox becomes immediately a <b>Receivebox for Dataframes</b> .
1	0	0	0	Mailbox is configured as a <b>Transmissionbox for Dataframes</b> .
0	1	1	1/0	1. Step: Mailbox <b>receives a Remoteframe</b> (RemAct-Bit is 1). 2. Step: Mailbox becomes a <b>Transmissionbox for Dataframes</b> - RemActive-Bit will be set to 0. <b>Remark:</b> As long as RspLock=1, no transmission can be started. This means that Remoteframes are not answered automatically.

Table 18-3. Table of all reception- and transmission modes

## Notes - Reception Mode


- A received message, which fulfills the comparison conditions of several mailboxes, will be stored in the first suitable mailbox starting with the Message Mailbox Slot0 (special case for the 'Basic CAN' feature). This means the message will be stored only one time.
- When the CAN module transmits a message, the CAN module receives its own message. However, the CAN module does not store that message in the normal operation mode, even if there is a receive box with a fitting identifier. In case the CAN module operates in the 'loop back' mode (CAN Control Register), the transmitted message is stored in a prepared mailbox (receivebox with corresponding identifier).

## Notes - Transmission Mode

- Overwrite Procedure of an activated Transmission Mailbox
  - In order to activate a transmission mailbox, set the configuration bits according to table 18-3.
  - In order to overwrite the content of a transmission mailbox, deactivate the transmission mailbox. This means, the CPU must clear the TrmReq-Bit (together with the RecReq-Bit!).
  - The CPU has to read the TrmActive-Bit to check its current status. When the TrmActive-Bit is '0', the abort request is successful and the CPU can overwrite the data of the transmission mailbox.
  - After this check, the CPU has the possibility to determine whether the message is transmitted or not. The abort request by CPU side is executed (successful), in case the SentData-Bit is not set. Otherwise the message is transmitted successfully in spite of the abort request.

CAN Module

**CAN Slot Interrupt Control Register**




**Figure 18-11. Structure of CAN slot interrupt control register**

CAN Module


**Mask Register and Acceptance Filter**

For the acceptance filter, three 29-Bit mask registers are provided. One global mask is assigned to the mailboxes 0 to 13 and two local masks belong to mailbox 14 and 15 respectively. If the mailbox is configured as a receive slot, the Standard ID and the Extended ID of the message object act as the local ID mask.



**Figure 18-12. Mask assignment**

The mask registers provide the possibility to filter a range of identifier. They can mask the identifier by setting each bit to '0'. The acceptance filter can be performed either for 29 or for 11 bit identifier length, determined by the Extended ID register setting for the corresponding mailbox. The mailbox itself contains the identifier for the filtering process. Together with the relevant mask, the filtering is performed as shown in the figure below.



**Figure 18-13. Structure of acceptance filter**

Figure 18-13 and 18-14 show the memory location of these three filter masks and their bitmap. The structure of the bit organization is adapted to the identifier format in every message slot (refer to Figure 18-2/18-3). After MCU reset condition, the content of the mask registers is undefined.



CAN Module




Figure 18-14. Acceptance filter masks (byte address order)




Figure 18-15. Acceptance filter masks (word address order)

CAN Module

CAN Status Register




Figure 18-16. Structure of CAN status register

CAN Module

**CAN Slot Status Register**





Figure 18-17. Structure of CAN slot status register

## CAN Module

## CAN Time Stamp Register

- The CPU can read out the content of the 16 bit timer responsible for the time stamp function of the CAN module.



**Figure 18-18. CAN time stamp register**

The basic clock for this timer is the bit clock derived from the CAN bus bit timing. The content of the timer is increased by one when received or transmitted frame bits. When the CAN bus is idle, the timer is increased by the nominal bit rate, which is defined in the CAN Configuration Register.


By help of an additional prescaler structure, the basic clock can be divided by the scale factor 1/1, 1/2, 1/4 or 1/8 (refer to the description of the CAN Control Register).

For the 'time stamp' function the content of the counter is captured after the current message on the bus is declared to be valid. This decision is made in conformity to the definition of a 'successful receive process' based on the CAN specification. This 'time stamp' is stored in the message buffer which corresponds to the successful receive process.


CAN Module

**CAN REC- and CAN TEC-Register**

- The REC- and TEC-Register can be used for the analysis of the CAN bus transmit and receive error occurrences.



**Figure 18-19. Structure of CAN REC register (Receive error counter)**



**Figure 18-20. Structure of CAN TEC register (Transmit error counter)**

CAN Module

Acceptance Filter Support Register

- The Acceptance filter Support Register can be used for the implementation of efficient acceptance filter routines.




Figure 18-21. Acceptance Filter Support Register

When writing the first two bytes of a received message object to the Acceptance Filter Support Register, the bits are modified as illustrated in Figure 18-20. Therefore, when read, the obtained value can be used for an efficient software acceptance filtering of the most recently written standard identifier. The message order that the Acceptance Filter Support Register expects is the message order of the according CAN module.




Figure 18-22. Write/read of Acceptance Filter Support Register (word order)

## Programmable I/O Port

---

### Programmable I/O Ports

There are 87 programmable I/O ports: P0 to P10 (excluding P85). Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set. P71 and P91 are Nch open drain ports and have no built-in pull-up resistance. P85 is an input-only port and has no built-in pull-up resistance.

Figures 19-1 and 19-3 show the programmable I/O ports.

Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices.

To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices (other than the D-A converter), they function as outputs regardless of the contents of the direction registers. See the descriptions of the respective functions for how to set up the built-in peripheral devices.

#### (1) Direction registers

Figure 19-4 shows the direction registers.

These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin.

Note: There is no direction register bit for P85.

#### (2) Port registers

Figure 19-5 shows the port registers.

These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.

#### (3) Pull-up control registers

Figure 19-6 shows the pull-up control registers.

The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input.

However, in memory expansion mode and microprocessor mode, P0 to P5 operate as the bus and the pull-up control register setting is invalid.

#### (4) Port control register

Figure 19-7 shows the port control register.

The bit 0 of port control register is used to read port P1 as follows:

0 : When port P1 is input port, port input level is read.

When port P1 is output port, the contents of port P1 register is read.

1 : The contents of port P1 register is read though port P1 is input/output port.

This register is valid in the following:

- External bus width is 8 bits in microprocessor mode or memory expansion mode.
- Port P1 can be used as a port in multiplexed bus for the entire space.

Programmable I/O Port




Figure 19-1. Programmable I/O ports (1)



Programmable I/O Port




Figure 19-2. Programmable I/O ports (2)

Programmable I/O Port




Figure 19-3. Programmable I/O ports (3)

Programmable I/O Port




Figure 19-4. Programmable I/O ports (4)




Figure 19-5. I/O pins

Programmable I/O Port




Figure 19-6. Direction register

Programmable I/O Port




Figure 19-7. Port register

Programmable I/O Port




Figure 19-8. Pull-up control register

Programmable I/O Port




Figure 19-9. Port control register



Programmable I/O Port

**Table 19-1. Example connection of unused pins in single-chip mode**

Pin name	Connection
Ports P0 to P10 (excluding P85)	After setting for input mode, connect every pin to Vss or Vcc via a resistor; or after setting for output mode, leave these pins open.
XOUT (Note)	Open
NMI	Connect via resistor to Vcc (pull-up)
AVcc	Connect to Vcc
AVss, VREF, BYTE	Connect to Vss

Note: With external clock input to XIN pin.

**Table 19-2. Example connection of unused pins in memory expansion mode and microprocessor mode**



**Figure 19-10. Example connection of unused pins**



## Usage precaution

---

### Usage Precaution

#### Timer A (timer mode)

- (1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFFF<sub>16</sub>". Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.

#### Timer A (event counter mode)

- (1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFFF<sub>16</sub>" by underflow or "0000<sub>16</sub>" by overflow. Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.
- (2) When stop counting in free run type, set timer again.

#### Timer A (one-shot timer mode)

- (1) Setting the count start flag to "0" while a count is in progress causes as follows:
  - The counter stops counting and a content of reload register is reloaded.
  - The TAIOUT pin outputs "L" level.
  - The interrupt request generated and the timer Ai interrupt request bit goes to "1".
- (2) The timer Ai interrupt request bit goes to "1" if the timer's operation mode is set using any of the following procedures:
  - Selecting one-shot timer mode after reset.
  - Changing operation mode from timer mode to one-shot timer mode.
  - Changing operation mode from event counter mode to one-shot timer mode.Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to "0" after the above listed changes have been made.

#### Timer A (pulse width modulation mode)

- (1) The timer Ai interrupt request bit becomes "1" if setting operation mode of the timer in compliance with any of the following procedures:
  - Selecting PWM mode after reset.
  - Changing operation mode from timer mode to PWM mode.
  - Changing operation mode from event counter mode to PWM mode.Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to "0" after the above listed changes have been made.
- (2) Setting the count start flag to "0" while PWM pulses are being output causes the counter to stop counting. If the TAIOUT pin is outputting an "H" level in this instance, the output level goes to "L", and the timer Ai interrupt request bit goes to "1". If the TAIOUT pin is outputting an "L" level in this instance, the level does not change, and the timer Ai interrupt request bit does not becomes "1".

#### Timer B (timer mode, event counter mode)

- (1) Reading the timer Bi register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Bi register with the reload timing gets "FFFF<sub>16</sub>". Reading the timer Bi register after setting a value in the timer Bi register with a count halted but before the counter starts counting gets a proper value.

## Usage precaution

---

### Timer B (pulse period/pulse width measurement mode)

- (1) If changing the measurement mode select bit is set after a count is started, the timer Bi interrupt request bit goes to "1".
- (2) When the first effective edge is input after a count is started, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.

### A-D Converter

- (1) Write to each bit (except bit 6) of A-D control register 0, to each bit of A-D control register 1, and to bit 0 of A-D control register 2 when A-D conversion is stopped (before a trigger occurs).  
In particular, when the Vref connection bit is changed from "0" to "1", start A-D conversion after an elapse of 1  $\mu$ s or longer.
- (2) When changing A-D operation mode, select analog input pin again.
- (3) Using one-shot mode or single sweep mode  
Read the correspondence A-D register after confirming A-D conversion is finished. (It is known by A-D conversion interrupt request bit.)
- (4) Using repeat mode, repeat sweep mode 0 or repeat sweep mode 1  
Use the undivided main clock as internal CPU clock.

### Stop Mode and Wait Mode

- (1) When returning from stop mode by hardware reset, RESET pin must be set to "L" level until main clock oscillation is stabilized.

### Interrupts

- (1) Reading address 00000<sub>16</sub>
  - When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.  
The interrupt request bit of the certain interrupt written in address 00000<sub>16</sub> will then be set to "0".  
Reading address 00000<sub>16</sub> by software sets enabled highest priority interrupt source request bit to "0".  
Though the interrupt is generated, the interrupt routine may not be executed.  
Do not read address 00000<sub>16</sub> by software.
- (2) Setting the stack pointer
  - The value of the stack pointer immediately after reset is initialized to 0000<sub>16</sub>. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt.  
When using the NMI interrupt, initialize the stack point at the beginning of a program. Concerning the first instruction immediately after reset, generating any interrupts including the NMI interrupt is prohibited.
- (3) The NMI interrupt
  - As for the NMI interrupt pin, an interrupt cannot be prohibited. Connect it to the Vcc pin if unused. Be sure to work on it.
  - Do not get either into stop mode or into wait mode with the NMI pin set to "L".

### External ROM version

The external ROM version is operated only in microprocessor mode, so be sure to perform the following:

- Connect CNVss pin to Vcc.
- Fix the processor mode bit to "112"

## Electrical characteristics

Table 21-1. Absolute maximum ratings

Symbol	Parameter		Condition	Rated value	Unit
V <sub>cc</sub>	Supply voltage		V <sub>cc</sub> =AV <sub>cc</sub>	-0.3 to 6.5	V
AV <sub>cc</sub>	Analog supply voltage		V <sub>cc</sub> =AV <sub>cc</sub>	-0.3 to 6.5	V
V <sub>i</sub>	Input voltage	RESET, CNV <sub>ss</sub> , BYTE, P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P4 <sub>0</sub> to P4 <sub>7</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>2</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , VREF, X <sub>IN</sub>		-0.3 to V <sub>cc</sub> +0.3	V
		P7 <sub>1</sub> , P9 <sub>1</sub>		-0.3 to 6.5	V
V <sub>o</sub>	Output voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P4 <sub>0</sub> to P4 <sub>7</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>2</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , X <sub>OUT</sub>		-0.3 to V <sub>cc</sub> +0.3	V
		P7 <sub>0</sub> , P7 <sub>1</sub> ,		-0.3 to 6.5	V
P <sub>d</sub>	Power dissipation		T <sub>a</sub> =25 °C	700	mW
T <sub>opr</sub>	Operating ambient temperature			-40 to 85 (Note 1)	°C
T <sub>stg</sub>	Storage temperature			-65 to 150	°C

Note 1: Specify a product of -40 to 85°C to use it.

Electrical characteristics

**Table 21-2. Recommended operating conditions (referenced to Vcc = 4.5 V to 5.5V at Ta = -40 to 85 °C (Note 3) unless otherwise specified)**


Symbol	Parameter	Standard			Unit		
		Min	Typ.	Max.			
Vcc	Supply voltage	4.2	5.0	5.5	V		
AVcc	Analog supply voltage		Vcc		V		
Vss	Supply voltage		0		V		
AVss	Analog supply voltage		0		V		
VIH	HIGH input voltage P31 to P37, P40 to P47, P50 to P57, P60 to P67, P70, 0, P72 to P77, P80 to P87, P90, P92 to P97, P100 to P107, XIN, RESET, CNVss, BYTE P91, P71		0.8Vcc	Vcc	V		
			0.8Vcc	6.5	V		
			0.8Vcc	Vcc	V		
			0.5Vcc	Vcc	V		
VIL	LOW input voltage P31 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, XIN, RESET, CNVss, BYTE P00 to P07, P10 to P17, P20 to P27, P30 (during single-chip mode) P00 to P07, P10 to P17, P20 to P27, P30 (data input function during memory expansion and microprocessor modes)		0	0.2Vcc	V		
			0	0.2Vcc	V		
			0	0.16Vcc	V		
IOH (peak)	HIGH peak output current P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70, P72 to P77, P80 to P84, P86, P87, P90, P92 to P97, P100 to P107			-10.0	mA		
IOH (avg)	HIGH average output current P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107			-5.0	mA		
IOL (peak)	LOW peak output current P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107			10.0	mA		
IOL (avg)	LOW average output current P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107			5.0	mA		
f (XIN)	Main clock input oscillation frequency	No wait	Mask ROM, Flash	Vcc=4.2V to 5.5V	0	16	MHz
				Vcc=4.2V to 5.5V	0	20	MHz
		With wait	Mask ROM, Flash	Vcc=4.2V to 5.5V	0	16	MHz
				Vcc=4.2V to 5.5V	0	20	MHz
f (XCIN)	Subclock oscillation frequency			32.768	50	kHz	

Note 1: The mean output current is the mean value within 100ms.

Note 2: The total IOL (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80mA max. The total IOH (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80mA max. The total IOL (peak) for ports P3, P4, P5, P6, P7, and P80 to P84 must be 80mA max. The total IOH (peak) for ports P3, P4, P5, P6, P72 to P77, and P80 to P84 must be 80mA max.

Note 3: Specify a product of -40 to 85°C to use it.

Note 4: Relationship between main clock oscillation frequency and supply voltage.



Note 5: Execute case without wait, program/erase of flash memory by Vcc = 4.2V to 5.5V and f(BCLK) ≤ 6.25 MHz. Execute case with wait, program/erase of flash memory by Vcc = 4.2V to 5.5V and f(BCLK) ≤ 12.5 MHz.

## Electrical characteristics

**Table 21-3. Electrical characteristics (referenced to  $V_{CC} = AV_{CC} = V_{REF} = 5V$ ,  $V_{SS} = AV_{SS} = 0V$  at  $T_a = 25^\circ C$ ,  $f(XIN) = 16MHz$  unless otherwise specified)**

Symbol	Parameter		Measuring condition	Standard			Unit	
				Min	Typ.	Max.		
$V_{OH}$	HIGH output voltage	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70, P72 to P77, P80 to P84, P86, P87, P90, P92 to P97, P100 to P107	$I_{OH} = -5mA$	3.0			V	
$V_{OH}$	HIGH output voltage	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70, P72 to P77, P80 to P84, P86, P87, P90, P92 to P97, P100 to P107	$I_{OH} = -200\mu A$	4.7			V	
$V_{OH}$	HIGH output voltage	XOUT	HIGHPOWER	$I_{OH} = -1mA$	3.0		V	
			LOWPOWER	$I_{OH} = -0.5mA$	3.0		V	
	HIGH output voltage	XCOUT	HIGHPOWER	With no load applied		3.0	V	
			LOWPOWER	With no load applied		1.6	V	
$V_{OL}$	LOW output voltage	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107	$I_{OL} = 5mA$			2.0	V	
$V_{OL}$	LOW output voltage	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107	$I_{OL} = 200\mu A$			0.45	V	
$V_{OL}$	LOW output voltage	XOUT	HIGHPOWER	$I_{OL} = 1mA$		2.0	V	
			LOWPOWER	$I_{OL} = 0.5mA$		2.0	V	
	LOW output voltage	XCOUT	HIGHPOWER	With no load applied		0	V	
			LOWPOWER	With no load applied		0	V	
$V_{T+} - V_{T-}$	Hysteresis	HOLD, RDY, TA0IN to TA4IN, TB0IN to TB2IN, INT0 to INT5, ADTRG, CTS0, CTS1, CLK0, CLK1, TA2OUT to TA4OUT, NMI, KI0 to KI3		0.2		0.8	V	
$V_{T+} - V_{T-}$	Hysteresis	RESET		0.2		1.8	V	
$I_{IH}$	HIGH input current	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, XIN, RESET, CNVss, BYTE	$V_i = 5V$			5.0	$\mu A$	
$I_{IL}$	LOW input current	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, XIN, RESET, CNVss, BYTE	$V_i = 0V$			-5.0	$\mu A$	
$R_{PULLUP}$	Pull-up resistance	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107	$V_i = 0V$	30.0	50.0	167.0	$k\Omega$	
$R_{fXIN}$	Feedback resistance	XIN			1.0		$M\Omega$	
$R_{fCXIN}$	Feedback resistance	XCIN			6.0		$M\Omega$	
$V_{RAM}$	RAM retention voltage		When clock is stopped	2.0			V	
$I_{CC}$	Power supply current		In single-chip mode, the output pins are open and other pins are Vss	$f(XIN) = 16MHz$ Square wave, no division		50.0	80.0	$mA$
				Mask ROM version $f(XCIN) = 32kHz$ Square wave		200.0		$\mu A$
				Flash memory 5V version $f(XCIN) = 32kHz$ Square wave		8.0		$mA$
				$f(XCIN) = 32kHz$ Square wave When a WAIT instruction is executed Timer A operates with fc32		4.0		$\mu A$
				Ring oscillation		9.0		$mA$
				$T_a = 25^\circ C$ when clock is stopped			1.0	$\mu A$
				$T_a = 85^\circ C$ when clock is stopped			20.0	$\mu A$

## Electrical characteristics

**V<sub>CC</sub> = 5 V****Table 21-4. A-D conversion characteristics (referenced to V<sub>CC</sub> = AV<sub>CC</sub> = V<sub>REF</sub> = 5V,  
V<sub>SS</sub> = AV<sub>SS</sub> = 0 V at Ta = 25 °C, f(X<sub>IN</sub>) = 16MHz unless otherwise specified)**

Symbol	Parameter	Measuring condition	Standard			Unit		
			Min.	Typ.	Max.			
-	Resolution	V <sub>REF</sub> = V <sub>CC</sub>			10	Bits		
-	Absolute accuracy	Sample & hold function disabled			±3	LSB		
		Sample & hold function enabled(10bit)	V <sub>REF</sub> = V <sub>CC</sub> = 5V	AN <sub>0</sub> to AN <sub>7</sub> input			±3	LSB
				AN <sub>00</sub> to AN <sub>07</sub> input AN <sub>20</sub> to AN <sub>27</sub> input				
			ANEX <sub>0</sub> , ANEX <sub>1</sub> input, External op-amp connection mode			±7	LSB	
	Sample & hold function enabled(8bit)	V <sub>REF</sub> = V <sub>CC</sub> = 5V			±2	LSB		
R <sub>LADDER</sub>	Ladder resistance	V <sub>REF</sub> = V <sub>CC</sub>	10		40	kΩ		
t <sub>CONV</sub>	Conversion time (10bit) (Note 1)		33			cycles		
t <sub>CONV</sub>	Conversion time (8bit) (Note 1)		28			cycles		
t <sub>SAMP</sub>	Sampling time		0.3			μs		
V <sub>REF</sub>	Reference voltage		2		V <sub>CC</sub>	V		
V <sub>IA</sub>	Analog input voltage		0		V <sub>REF</sub>	V		

Note 1: The conversion times are given in cycles of f<sub>AD</sub>. f<sub>AD</sub> is derived from f(X<sub>IN</sub>) divided by 1, 2, 4, or 8 and may not exceed 10 MHz. Minimal conversion times are achieved with an f(X<sub>IN</sub>) of 10 MHz or 20 MHz.

**Table 21-5. D-A conversion characteristics (referenced to V<sub>CC</sub> = 5 V, V<sub>REF</sub> = 5V,  
V<sub>SS</sub> = AV<sub>SS</sub> = 0 V at Ta = 25 °C, f(X<sub>IN</sub>) = 16MHz unless otherwise specified)**

Symbol	Parameter	Measuring condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution				8	Bits
-	Absolute accuracy				1.0	%
t <sub>su</sub>	Setup time				3	μs
R <sub>O</sub>	Output resistance		4	10	20	kΩ
I <sub>VREF</sub>	Reference power supply input current	(Note)			1.5	mA

Note: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "00<sub>16</sub>". The A-D converter's ladder resistance is not included. Also, when the V<sub>REF</sub> is unconnected at the A-D control register, I<sub>VREF</sub> is sent.

## Electrical characteristics

**V<sub>CC</sub> = 5 V**Timing requirements (referenced to V<sub>CC</sub> = 5 V, V<sub>SS</sub> = 0 V at T<sub>a</sub> = 25 °C unless otherwise specified)**Table 21-6. External clock input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub>	External clock input cycle time	62.5		ns
t <sub>w(H)</sub>	External clock input HIGH pulse width	25		ns
t <sub>w(L)</sub>	External clock input LOW pulse width	25		ns
t <sub>r</sub>	External clock rise time		15	ns
t <sub>f</sub>	External clock fall time		15	ns

**Table 21-7. Memory expansion- and microprocessor modes**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>ac1</sub> (RD-DB)	Data input access time (no wait)		(Note)	ns
t <sub>ac2</sub> (RD-DB)	Data input access time (with wait)		(Note)	ns
t <sub>ac3</sub> (RD-DB)	Data input access time (when accessing multiplex bus area)		(Note)	ns
t <sub>su</sub> (DB-RD)	Data input setup time	40		ns
t <sub>su</sub> (RDY-BCLK)	RDY input setup time	30		ns
t <sub>su</sub> (HOLD-BCLK)	HOLD input setup time	40		ns
t <sub>h</sub> (RD-DB)	Data input hold time	0		ns
t <sub>h</sub> (BCLK-RDY)	RDY input hold time	0		ns
t <sub>h</sub> (BCLK-HOLD)	HOLD input hold time	0		ns
t <sub>d</sub> (BCLK-HLDA)	HLDA output delay time		40	ns

Note: Calculated according to the BCLK frequency as follows:

$$t_{ac1}(\text{RD} - \text{DB}) = \frac{10^9}{f(\text{BCLK}) \times 2} - 45 \quad [\text{ns}]$$

$$t_{ac2}(\text{RD} - \text{DB}) = \frac{3 \times 10^9}{f(\text{BCLK}) \times 2} - 45 \quad [\text{ns}]$$

$$t_{ac3}(\text{RD} - \text{DB}) = \frac{3 \times 10^9}{f(\text{BCLK}) \times 2} - 45 \quad [\text{ns}]$$

## Electrical characteristics

**V<sub>CC</sub> = 5 V**Timing requirements (referenced to V<sub>CC</sub> = 5 V, V<sub>SS</sub> = 0 V at T<sub>a</sub> = 25 °C unless otherwise specified)**Table 21-8. Timer A input (counter input in event counter mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TA)	TAiIN input cycle time	100		ns
t <sub>w</sub> (TAH)	TAiIN input HIGH pulse width	40		ns
t <sub>w</sub> (TAL)	TAiIN input LOW pulse width	40		ns

**Table 21-9. Timer A input (gating input in timer mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TA)	TAiIN input cycle time	400		ns
t <sub>w</sub> (TAH)	TAiIN input HIGH pulse width	200		ns
t <sub>w</sub> (TAL)	TAiIN input LOW pulse width	200		ns

**Table 21-10. Timer A input (gating input in timer mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TA)	TAiIN input cycle time	200		ns
t <sub>w</sub> (TAH)	TAiIN input HIGH pulse width	100		ns
t <sub>w</sub> (TAL)	TAiIN input LOW pulse width	100		ns

**Table 21-11. Timer A input (external trigger input in one-shot timer mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>w</sub> (TAH)	TAiIN input HIGH pulse width	100		ns
t <sub>w</sub> (TAL)	TAiIN input LOW pulse width	100		ns

**Table 21-12. Timer A input (up/down input in event counter mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (UP)	TAiOUT input cycle time	2000		ns
t <sub>w</sub> (UPH)	TAiOUT input HIGH pulse width	1000		ns
t <sub>w</sub> (UPL)	TAiOUT input LOW pulse width	1000		ns
t <sub>su</sub> (UP-TiN)	TAiOUT input setup time	400		ns
t <sub>h</sub> (TiN-UP)	TAiOUT input hold time	400		ns



## Electrical characteristics

**V<sub>cc</sub> = 5 V****Timing requirements (referenced to V<sub>cc</sub> = 5 V, V<sub>ss</sub> = 0 V at T<sub>a</sub> = 25 °C unless otherwise specified)****Table 21-13. Timer B input (counter input in event counter mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TB)	TBiIN input cycle time (counted on one edge)	100		ns
t <sub>w</sub> (TBH)	TBiIN input HIGH pulse width (counted on one edge)	40		ns
t <sub>w</sub> (TBL)	TBiIN input LOW pulse width (counted on one edge)	40		ns
t <sub>c</sub> (TB)	TBiIN input cycle time (counted on both edges)	200		ns
t <sub>w</sub> (TBH)	TBiIN input HIGH pulse width (counted on both edges)	80		ns
t <sub>w</sub> (TBL)	TBiIN input LOW pulse width (counted on both edges)	80		ns

**Table 21-14. Timer B input (pulse period measurement mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TB)	TBiIN input cycle time	400		ns
t <sub>w</sub> (TBH)	TBiIN input HIGH pulse width	200		ns
t <sub>w</sub> (TBL)	TBiIN input LOW pulse width	200		ns

**Table 21-15. Timer B input (pulse width measurement mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TB)	TBiIN input cycle time	400		ns
t <sub>w</sub> (TBH)	TBiIN input HIGH pulse width	200		ns
t <sub>w</sub> (TBL)	TBiIN input LOW pulse width	200		ns

**Table 21-16. A-D trigger input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (AD)	ADTRG input cycle time (trigger able minimum)	1000		ns
t <sub>w</sub> (ADL)	ADTRG input LOW pulse width	125		ns

**Table 21-17. Serial I/O**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (CK)	CLKi input cycle time	200		ns
t <sub>w</sub> (CKH)	CLKi input HIGH pulse width	100		ns
t <sub>w</sub> (CKL)	CLKi input LOW pulse width	100		ns
t <sub>d</sub> (C-Q)	TxDi output delay time		80	ns
t <sub>h</sub> (C-Q)	TxDi hold time	0		ns
t <sub>su</sub> (D-C)	RxDi input setup time	30		ns
t <sub>h</sub> (C-D)	RxDi input hold time	90		ns

**Table 21-18. External interrupt  $\overline{\text{INT}}_i$  inputs**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>w</sub> (INH)	$\overline{\text{INT}}_i$ input HIGH pulse width	250		ns
t <sub>w</sub> (INL)	$\overline{\text{INT}}_i$ input LOW pulse width	250		ns

## Electrical characteristics

**V<sub>CC</sub> = 5 V**

**Switching characteristics (referenced to V<sub>CC</sub> = 5 V, V<sub>SS</sub> = 0 V at Ta = 25 °C, CM15 = "1" unless otherwise specified)**

**Table 21-19. Memory expansion mode and microprocessor mode (no wait)**

Symbol	Parameter	Measuring condition	Standard		Unit
			Min.	Max.	
t <sub>d</sub> (BCLK-AD)	Address output delay time	Figure 1.26.1		25	ns
t <sub>h</sub> (BCLK-AD)	Address output hold time (BCLK standard)		4		ns
t <sub>h</sub> (RD-AD)	Address output hold time (RD standard)		0		ns
t <sub>h</sub> (WR-AD)	Address output hold time (WR standard)		0		ns
t <sub>d</sub> (BCLK-CS)	Chip select output delay time			25	ns
t <sub>h</sub> (BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
t <sub>d</sub> (BCLK-ALE)	ALE signal output delay time			25	ns
t <sub>h</sub> (BCLK-ALE)	ALE signal output hold time		-4		ns
t <sub>d</sub> (BCLK-RD)	RD signal output delay time			25	ns
t <sub>h</sub> (BCLK-RD)	RD signal output hold time		0		ns
t <sub>d</sub> (BCLK-WR)	WR signal output delay time			25	ns
t <sub>h</sub> (BCLK-WR)	WR signal output hold time		0		ns
t <sub>d</sub> (BCLK-DB)	Data output delay time (BCLK standard)			40	ns
t <sub>h</sub> (BCLK-DB)	Data output hold time (BCLK standard)		4		ns
t <sub>d</sub> (DB-WR)	Data output delay time (WR standard)		(Note1)		ns
t <sub>h</sub> (WR-DB)	Data output hold time (WR standard)(Note2)		0		ns


Note 1: Calculated according to the BCLK frequency as follows:

$$t_d(\text{DB} - \text{WR}) = \frac{10^9}{f(\text{BCLK}) \times 2} - 40 \quad [\text{ns}]$$

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus.  
 Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value.  
 Hold time of data bus is expressed in  

$$t = -CR \times \ln(1 - V_{OL} / V_{CC})$$
  
 by a circuit of the right figure.  
 For example, when  $V_{OL} = 0.2V_{CC}$ ,  $C = 30\text{pF}$ ,  $R = 1\text{k}\Omega$ , hold time of output "L" level is

$$t = -30\text{pF} \times 1\text{k}\Omega \times \ln(1 - 0.2V_{CC} / V_{CC}) \\ = 6.7\text{ns}.$$



## Electrical characteristics

**Vcc = 5 V**

**Switching characteristics (referenced to Vcc = 5 V, Vss = 0 V at Ta = -25 °C, CM15 = "1" unless otherwise specified)**

**Table 21-20. Memory expansion mode and microprocessor mode (with wait, accessing external memory)**

Symbol	Parameter	Measuring condition	Standard		Unit
			Min.	Max.	
t <sub>d</sub> (BCLK-AD)	Address output delay time	Figure 1.26.1		25	ns
t <sub>h</sub> (BCLK-AD)	Address output hold time (BCLK standard)		4		ns
t <sub>h</sub> (RD-AD)	Address output hold time (RD standard)		0		ns
t <sub>h</sub> (WR-AD)	Address output hold time (WR standard)		0		ns
t <sub>d</sub> (BCLK-CS)	Chip select output delay time			25	ns
t <sub>h</sub> (BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
t <sub>d</sub> (BCLK-ALE)	ALE signal output delay time			25	ns
t <sub>h</sub> (BCLK-ALE)	ALE signal output hold time		-4		ns
t <sub>d</sub> (BCLK-RD)	RD signal output delay time			25	ns
t <sub>h</sub> (BCLK-RD)	RD signal output hold time		0		ns
t <sub>d</sub> (BCLK-WR)	WR signal output delay time			25	ns
t <sub>h</sub> (BCLK-WR)	WR signal output hold time		0		ns
t <sub>d</sub> (BCLK-DB)	Data output delay time (BCLK standard)			40	ns
t <sub>h</sub> (BCLK-DB)	Data output hold time (BCLK standard)		4		ns
t <sub>d</sub> (DB-WR)	Data output delay time (WR standard)		(Note1)		ns
t <sub>h</sub> (WR-DB)	Data output hold time (WR standard)(Note2)		0		ns

Note 1: Calculated according to the BCLK frequency as follows:

$$t_d(\text{DB} - \text{WR}) = \frac{10^9}{f(\text{BCLK})} - 40 \quad [\text{ns}]$$

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus.

Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value.


Hold time of data bus is expressed in

$$t = -CR \times \ln(1 - V_{OL} / V_{CC})$$

by a circuit of the right figure.

For example, when  $V_{OL} = 0.2V_{CC}$ ,  $C = 30\text{pF}$ ,  $R = 1\text{k}\Omega$ , hold time of output "L" level is

$$t = -30\text{pF} \times 1\text{k}\Omega \times \ln(1 - 0.2V_{CC} / V_{CC}) \\ = 6.7\text{ns}.$$



## Electrical characteristics

**V<sub>cc</sub> = 5 V****Switching characteristics (referenced to V<sub>cc</sub> = 5 V, V<sub>ss</sub> = 0 V at Ta = -25 °C, CM15 = "1" unless otherwise specified)****Table 21-21. Memory expansion mode and microprocessor mode  
(with wait, accessing external memory, multiplex bus area selected)**

Symbol	Parameter	Measuring condition	Standard		Unit
			Min.	Max.	
t <sub>d</sub> (BCLK-AD)	Address output delay time	Figure 1.26.1		25	ns
t <sub>h</sub> (BCLK-AD)	Address output hold time (BCLK standard)		4		ns
t <sub>h</sub> (RD-AD)	Address output hold time (RD standard)		(Note)		ns
t <sub>h</sub> (WR-AD)	Address output hold time (WR standard)		(Note)		ns
t <sub>d</sub> (BCLK-CS)	Chip select output delay time			25	ns
t <sub>h</sub> (BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
t <sub>h</sub> (RD-CS)	Chip select output hold time (RD standard)		(Note)		ns
t <sub>h</sub> (WR-CS)	Chip select output hold time (WR standard)		(Note)		ns
t <sub>d</sub> (BCLK-RD)	RD signal output delay time			25	ns
t <sub>h</sub> (BCLK-RD)	RD signal output hold time		0		ns
t <sub>d</sub> (BCLK-WR)	WR signal output delay time			25	ns
t <sub>h</sub> (BCLK-WR)	WR signal output hold time		0		ns
t <sub>d</sub> (BCLK-DB)	Data output delay time (BCLK standard)			40	ns
t <sub>h</sub> (BCLK-DB)	Data output hold time (BCLK standard)		4		ns
t <sub>d</sub> (DB-WR)	Data output delay time (WR standard)		(Note)		ns
t <sub>h</sub> (WR-DB)	Data output hold time (WR standard)		(Note)		ns
t <sub>d</sub> (BCLK-ALE)	ALE signal output delay time (BCLK standard)			25	ns
t <sub>h</sub> (BCLK-ALE)	ALE signal output hold time (BCLK standard)		- 4		ns
t <sub>d</sub> (AD-ALE)	ALE signal output delay time (Address standard)		(Note)		ns
t <sub>h</sub> (ALE-AD)	ALE signal output hold time (Address standard)		50		ns
t <sub>d</sub> (AD-RD)	Post-address RD signal output delay time	0		ns	
t <sub>d</sub> (AD-WR)	Post-address WR signal output delay time	0		ns	
t <sub>dZ</sub> (RD-AD)	Address output floating start time		8	ns	

Note: Calculated according to the BCLK frequency as follows:

$$t_h(\text{RD} - \text{AD}) = \frac{10^9}{f(\text{BCLK}) \times 2} \quad [\text{ns}]$$

$$t_h(\text{WR} - \text{AD}) = \frac{10^9}{f(\text{BCLK}) \times 2} \quad [\text{ns}]$$

$$t_h(\text{RD} - \text{CS}) = \frac{10^9}{f(\text{BCLK}) \times 2} \quad [\text{ns}]$$

$$t_h(\text{WR} - \text{CS}) = \frac{10^9}{f(\text{BCLK}) \times 2} \quad [\text{ns}]$$

$$t_d(\text{DB} - \text{WR}) = \frac{10^9 \times 3}{f(\text{BCLK}) \times 2} - 40 \quad [\text{ns}]$$

$$t_h(\text{WR} - \text{DB}) = \frac{10^9}{f(\text{BCLK}) \times 2} \quad [\text{ns}]$$

$$t_d(\text{AD} - \text{ALE}) = \frac{10^9}{f(\text{BCLK}) \times 2} - 25 \quad [\text{ns}]$$

Electrical characteristics

---




Figure 21-1. Port P0 to P10 measurement circuit

Electrical characteristics




Figure 21-2. Vcc = 5V timing diagram

Electrical characteristics




Figure 21-3. Vcc = 5V timing diagram

Electrical characteristics




Figure 21-4. Vcc = 5V timing diagram



Electrical characteristics




Figure 21-5. Vcc = 5V timing diagram

Electrical characteristics




Figure 21-6. Vcc = 5V timing diagram

## Flash Chip Memory Description

## Outline Performance

Table 22-1 shows the outline performance of the M16C/6N (with on-chip flash memory).

**Table 22-1. Outline performance of the M16C/6N (with on-chip flash memory)**

Item		Performance
Power supply voltage		5V version: 4.5 to 5.5 V (f(XIN)=16MHz, without wait, 4.2 to 5.5V)
Program/erase voltage		5V version: 4.5 to 5.5 V (f(XIN)=12.5MHz, with one wait)
Flash memory mode		Three modes (parallel I/O, standard serial I/O, CPU rewrite)
Erase block division	User ROM area	See Figure 22-3.
	Boot ROM area	One division (8 Kbytes) (Note 1)
Program method		In units of pages (in units of 256 bytes)
Erase method		Collective erase/block erase
Program/erase control method		Program/erase control by software command
Protect method		Protected for each block by lock bit
Number of commands		8 commands
Program/erase count		100 times
ROM code protect		Parallel I/O and standard serial modes are supported.

Note 1: The boot ROM area contains a standard serial I/O mode control program which is stored in it when shipped from the factory. This area can be erased and programmed in only parallel I/O mode.

**Table 22-2. Power supply current (typ.) of the M16C/6N (flash memory version)**

Parameter	Measuring condition	Standard (Typ.)			Remark
		Read	Program	Erase	
5 V power supply current (5 V version)	f(Xin)=16 MHz, without wait, no division	35 mA	28 mA	25 mA	Division by 4 in program/erase

## Flash Chip Memory Description

The following shows Mitsubishi plans to develop a line of M16C/6N products (with on-chip flash memory).

- (1) ROM size
- (2) Package 100P6S-A ... Plastic molded QFP




Figure 22-1. ROM expansion

The following lists the M16C/6N products to be supported in the future.

Table 22-3. Product list

Parameter	Measuring condition	Standard (Typ.)			Remark
		Read	Program	Erase	
5 V power supply current (5 V version)	f(Xin)=16 MHz, without wait, no division	35 mA	28 mA	25 mA	Division by 4 in program/erase




Figure 22-2. Type names, memory sizes and package

## Flash Chip Memory Description

### Flash Memory Modes

The M16C/6N (with on-chip flash memory) contains the DINOR (Divided bit line NOR) type of flash memory that can be rewritten with a single voltage of 5 V or 3.3 V. For this flash memory, three flash memory modes are available in which to read, program and erase: parallel I/O and standard serial I/O modes in which the flash memory can be manipulated using a programmer and a CPU rewrite mode in which the flash memory can be manipulated by the Central Processing Unit (CPU). Each mode is detailed in the pages to follow. The flash memory is divided into several blocks as shown in Figure 22-3, so that memory can be erased one block at a time. Each block has a lock bit to enable or disable execution of an erase or program operation, allowing for data in each block to be protected.

In addition to ordinary user ROM area to store a microcomputer operation control program, the flash memory has a boot ROM area that is used to store a program to rewriting in CPU rewrite and standard serial I/O mode. This boot ROM area has a standard serial I/O mode control program stored in it when shipped from the factory. However, the user can write a rewrite control program in this area that suits the user's application system. This boot ROM area can be rewritten in parallel I/O mode only.




Figure 22-3. Block diagram of on-chip flash memory

## CPU Rewrite Mode

---

### CPU Rewrite Mode

In CPU rewrite mode, the on-chip flash memory can be operated on (read, program or erase) under control of the Central Processing Unit (CPU).

In CPU rewrite mode, it is possible to write only in the user ROM area in Figure 22-3; in the boot ROM area not possible. Make sure the program and block erase commands are issued only for the user ROM area and each block area.

The control program for CPU rewrite mode can be stored in either user ROM- or boot ROM area. In CPU rewrite mode, since the flash memory cannot be accessed for read by the CPU, use the rewrite control program except in the internal flash memory.

### Boot Mode

The control program for CPU rewrite mode must be rewritten into the user ROM- or boot ROM area in parallel I/O mode beforehand. (If the control program is written into the boot ROM area, the standard serial I/O mode becomes unusable.)

See Figure 23-3 for details about the boot ROM area.

Normal microcomputer mode is entered when the microcomputer is reset with pulling CNVss pin low. In this case, the CPU starts operating, using the control program in the user ROM area.

When the microcomputer is reset by pulling the P5<sub>s</sub>(EPM) pin low, the CNVss pin high, and the P5<sub>o</sub>(CE) pin high, the CPU start operating, using the control program in the boot ROM area. This mode is called the "boot" mode. The control program in the boot ROM area can also be used to rewrite the user ROM area.

### Block Address

Block addresses refer to the maximum even address of each block. These addresses are used in the block erase command, erase all unlock blocks command, lock bit program command and read lock status command.

## CPU Rewrite Mode

---

### Outline Performance (CPU Rewrite Mode)

The CPU rewrite mode can be executed in single-chip mode, memory expansion mode and boot mode, allowing for only the user ROM area to be rewritten.

In CPU rewrite mode, the on-chip flash memory is operated on for erase, program or read operation by the CPU by writing a software command. Note that in this case the control program may not be located in the internal flash memory. For example, in single-chip mode, transferred into internal RAM.

When the CPU rewrite mode select bit (bit 1 at address 03B7<sub>16</sub>) is set to 1, transition to CPU rewrite mode occurs and software commands can be accepted.

In CPU rewrite mode, all software commands and data are written into and read from even addresses (address A0 of byte address = 0) 16 bits at a time. Therefore, make sure 8-bit software commands are always written into even addresses. Data at odd addresses have no effect.

Use software commands to control program and erase operations. Whether a program or erase operation has terminated normally or in error can be verified by reading the status register.

Figure 23-1 shows the flash memory control register. Bit 0 is the RY/BY status flag, a read-only bit indicating the operating status of the flash memory. This flag is 0 (busy) during auto write and auto erase operation; otherwise, it is 1 (ready). (Its function is equivalent to that of the RY/BY pin in parallel I/O mode.) Bit 1 is the CPU rewrite mode select bit. The CPU rewrite mode is entered by setting this bit to 1, so that software commands become acceptable. In CPU rewrite mode, the CPU becomes unable to access the on-chip flash memory directly. Therefore, use the control program except in the internal flash memory to set this bit to 0. For this bit to be set to 1, the user needs to write a 0 and then a 1 in it in succession. The bit can be set to 0 by writing a 0 only.

Bit 2 is a lock bit disable bit. By setting this bit to 1, it is possible to disable erase and write protect (block lock) effectuated by the lock bit data. (This function is equivalent to that of the WP pin in parallel I/O mode.) The lock bit disable bit only disables the function of the lock bit and cannot set the lock bit itself. However, if an erase operation is performed when this bit is 1, the lock bit data that is 0 (locked) is set to 1 (unlocked) after erasure. For this bit to be set to 1, it is necessary to write a 0 and then a 1 in it in succession when the CPU rewrite mode select bit is 1. This bit can be manipulated only when the CPU rewrite mode select bit is 1.

Bit 3 is a flash memory reset bit, provided to reset the control circuit of the on-chip flash memory. This bit is used when exiting CPU rewrite mode and when flash memory access has failed. If this bit is set to 1 when the CPU rewrite mode select bit is 1, the flash memory is reset. To deassert this reset, the bit needs to be cleared to 0 after being set to 1.

Bit 5 is a user ROM area select bit which is effective in boot mode only. If this bit is set to 1 in boot mode, the area to access is switched from the boot ROM area to the user ROM area. When the CPU rewrite mode needs to be used in boot mode, set this bit to 1. Note that if the microcomputer is booted from the user ROM area, it is always the user ROM area that can be accessed and this bit has no effect. When in boot mode, the function of this bit is effective regardless of whether the CPU rewrite mode is on or off. Use the control program outside the internal flash memory to rewrite this bit.

Figure 23-2 shows a flowchart to set and reset the CPU rewrite mode. Always be sure to follow this flowchart.

CPU Rewrite Mode




Figure 23-1. Flash memory control register




Figure 23-2. Flash memory control register 2



## CPU Rewrite Mode

Set the bit 2 of FMCR2 (address 03B6<sub>16</sub>) in order to reduce power consumption. Although setting this bit to "1" helps to reduce the device's power consumption, programs cannot be read from the internal flash memory. Make sure the operation to set this bit to "1" and other operations to be performed while this bit remains "1" are executed in areas outside flash memory.




Figure 23-3 CPU rewrite mode set/reset flowchart

## CPU Rewrite Mode

---

### Precautions on CPU Rewrite Mode

Described below are the precautions to observe when rewriting the flash memory in CPU rewrite mode.

#### (1) Operation speed

When in CPU rewrite mode, set the main clock frequency as shown below, using the main clock divide ratio select bit (bit 6 at address 0006<sub>16</sub> and bits 6 and 7 at address 0007<sub>16</sub>):

6.25 MHz or less when wait bit (bit 7 at address 0005<sub>16</sub>) is 0 (without internal access wait state)

12.5 MHz or less when wait bit (bit 7 at address 0005<sub>16</sub>) is 1 (with internal access wait state)

#### (2) Instructions inhibited

The instructions listed below cannot be used when in CPU rewrite mode, because they refer to the internal data of the flash memory:

UND instruction, INTO instruction, JMPS instruction, JSRS instruction and BRK instruction (when using fixed vector table only)

#### (3) Interrupts inhibited

the NMI interrupt and address match interrupt cannot be used in CPU rewrite mode because they refer to the internal flash memory. If interrupts have their in the INTB register, they can be used by transferring the vector into the RAM area. The WDT interrupt can be used because the operation mode is forcibly changed to normal mode when the interrupt is generated. Since the rewrite operation is halted when the WDT interrupt occurs, the erase/program operation needs to be performed over again.

#### (4) Internal reserved expansion bit (bit 3 at address 0005<sub>16</sub>)

The reserved area of the internal memory can be changed by using the internal reserved expansion bit (bit 3 at address 0005<sub>16</sub>). However, if the CPU rewrite mode select bit (bit 1 at address 03B7<sub>16</sub>) is set to 1, the internal reserved expansion bit (bit 3 at address 0005<sub>16</sub>) is also set to 1 automatically. Similarly, if the CPU rewrite mode select bit (bit 1 at address 03B7<sub>16</sub>) is set to 0, the internal reserved bit (bit 3 at address 0005<sub>16</sub>) also is set to 0 automatically.

#### (5) Reset

Reset input is always accepted. After a reset, the address 0C0000<sub>16</sub> through 0CFFFF<sub>16</sub> are made a reserved area and cannot be accessed. Therefore, if your product has this area in the user ROM area, do not write any address of this area into the reset vector. This area is made accessible by changing the internal reserved expansion bit (bit 3 at address 0005<sub>16</sub>) in a program.

**CPU Rewrite Mode****Software Commands**

Table 23-1 lists the software commands available with the M16C/6NT (with on-chip flash memory). After setting the CPU rewrite mode select bit to 1, write a software command to specify an erase or program operation. Note that when entering a software command, the upper byte ( $D_8$  to  $D_{15}$ ) is ignored. The content of each software command is explained below.

**Table 23-1. List of software commands (CPU rewrite mode)**

Command	First bus cycle			Second bus cycle			Third bus cycle		
	Mode	Address	Data ( $D_0$ to $D_7$ )	Mode	Address	Data ( $D_0$ to $D_7$ )	Mode	Address	Data ( $D_0$ to $D_7$ )
Read array	Write	X (Note 6)	$FF_{16}$						
Read status register	Write	X	$70_{16}$	Read	X	SRD (Note 2)			
Clear status register	Write	X	$50_{16}$						
Page program (Note 3)	Write	X	$41_{16}$	Write	WA0 (Note 3)	WD0 (Note 3)	Write	WA1	WD1
Block erase	Write	X	$20_{16}$	Write	BA (Note 4)	$D0_{16}$			
Erase all unlock block	Write	X	$A7_{16}$	Write	X	$D0_{16}$			
Lock bit program	Write	X	$77_{16}$	Write	BA	$D0_{16}$			
Read lock bit status	Write	X	$71_{16}$	Read	BA	$D_6$ (Note 5)			

Note 1: When a software command is input, the high-order byte of data ( $D_8$  to  $D_{15}$ ) is ignored.

Note 2: SRD = Status Register Data

Note 3: WA = Write Address, WD = Write Data

WA and WD must be set sequentially from  $00_{16}$  to  $FE_{16}$  (byte address; however, an even address). The page size is 256 bytes.

Note 4: BA = Block Address (Enter the maximum address of each block that is an even address.)

Note 5:  $D_6$  corresponds to the block lock status. Block not locked when  $D_6 = 1$ , block locked when  $D_6 = 0$ .

Note 6: X denotes a given address in the user ROM area (that is an even address).

**Read Array Command ( $FF_{16}$ )**

The read array mode is entered by writing the command code " $FF_{16}$ " in the first bus cycle. When an even address to read is input in one of the bus cycles that follow, the content of the specified address is read out at the data bus ( $D_0$  to  $D_{15}$ ), 16 bits at a time.

The read array mode is retained intact until another command is written.

**Read Status Register Command ( $70_{16}$ )**

When the command code " $70_{16}$ " is written in the first bus cycle, the content of the status register is read out at the data bus ( $D_0$  to  $D_7$ ) by a read in the second bus cycle.

The status register is explained in the next section.

**Clear Status Register Command ( $50_{16}$ )**

This command is used to clear the bits SR3 to 5 of the status register after they are set. These bits indicate that operation has ended in an error. To use this command, write the command code " $50_{16}$ " in the first bus cycle.

## CPU Rewrite Mode

**Page Program Command (41<sub>16</sub>)**

Page program allows for high-speed programming in units of 256 bytes. Page program operation starts when the command code "41<sub>16</sub>" is written in the first bus cycle. In the second cycle through the 129th bus cycle, the write data are sequentially written 16 bits at a time. At this time, the addresses A<sub>0</sub> to A<sub>7</sub> need to be increased by 2 from "00<sub>16</sub>" to "FE<sub>16</sub>". When the system finishes loading the data it starts an auto write operation (data program and verify operation).

Whether or not the auto write operation is completed can be confirmed by reading the status register or the flash memory control register. At the same time the auto write operation starts, the read status register mode is automatically entered, so the content of the status register can be read out. The status register bit 7 (SR7) is set to 0 at the same time the auto write operation starts and is returned to 1 upon completion of the auto write operation. In this case, the read status register mode remains active until the Read Array command (FF<sub>16</sub>) or Read Lock Bit Status command (71<sub>16</sub>) is written or the flash memory is reset using its reset bit.


The RY/ $\overline{\text{BY}}$  status flag of the flash memory control register is 0 during the auto write operation and 1 when the auto write operation is completed as is the status register bit 7.

After the auto write operation is completed, the status register can be read out to know the result of the auto write operation. For details, refer to the section where the status register is detailed.

Figure 23-3 shows an example of a page program flowchart.

Each block of the flash memory can be write protected by using a lock bit. For details, refer to the section where the data protect function is detailed.

Additional writes in the already programmed pages are prohibited.



**Figure 23-4. Page program flowchart**

## CPU Rewrite Mode

**Block Erase Command (41<sub>16</sub>)**

By writing the command code "20<sub>16</sub>" in the first bus cycle, the confirmation command code "D0<sub>16</sub>" and the block address of a flash memory block in the second bus cycle that follows, the system initiates an auto erase (erase and erase verify) operation.

Whether or not the auto erase operation is completed can be confirmed by reading the status register or the flash memory control register. At the same time the auto erase operation starts, the read status register mode is automatically entered, so the content of the status register can be read out. The status register bit 7 (SR7) is set to 0 at the same time the auto erase operation starts and is returned to 1 upon completion of the erase operation. In this case, the read status register mode remains active until the Read Array command (FF<sub>16</sub>) or Read Lock Bit Status command (71<sub>16</sub>) is written or the flash memory is reset using its reset bit.

The RY/BY status flag of the flash memory control register is 0 during the auto erase operation and 1 when the auto erase operation is completed as is the status register bit 7.

After the auto erase operation is completed, the status register can be read out to know the result of the auto erase operation. For details, refer to the section where the status register is detailed.

Figure 23-4 shows an example of a block erase flowchart.

Each block of the flash memory can be protected against erasure by using a lock bit. For details, refer to the section where the data protect function is detailed.




Figure 23-5. Block erase flowchart

## CPU Rewrite Mode

**Erase All Unlock Blocks Command (A7<sub>16</sub>/D0<sub>16</sub>)**

By writing the command code "A7<sub>16</sub>" in the first bus cycle and the confirmation command code "D0<sub>16</sub>" in the second bus cycle that follows, the system starts erasing blocks successively.

Whether or not the erase all unlock blocks command is terminated can be confirmed by reading the status register or the flash memory control register, in the same way as for block erase. Also, the status register can be read out to know the result of the auto erase operation.

When the lock bit disable bit of the flash memory control register is 1, all blocks are erased no matter how the lock bit is set. On the other hand, when the lock bit disable bit is 0, the function of the lock bit is effective and only nonlocked blocks (when lock bit data is 1) are erased.

**Lock Bit Program Command (77<sub>16</sub>/D0<sub>16</sub>)**

By writing the command code "77<sub>16</sub>" in the first bus cycle, the confirmation command code "D0<sub>16</sub>" and the block address of a flash memory block in the second bus cycle that follows, the system sets the lock bit for the specified block to 0 (locked).

Figure 23-5 shows an example of a lock bit program flowchart. The status of the lock bit (lock bit data) can be read out by a read lock bit status command.

Whether or not the lock bit program command is terminated can be confirmed by reading the status register or the flash memory control register, in the same way as for page program.

For details about the function of the lock bit and how to reset the lock bit, refer to the section where the data protect function is detailed.





Figure 23-6. Lock bit program flowchart

## CPU Rewrite Mode

**Read Lock Bit Status Command (71<sub>16</sub>)**

By writing the command code "71<sub>16</sub>" in the first bus cycle and then the block address of a flash memory block in the second bus cycle that follows, the system reads out the status of the lock bit of the specified block on to the data (D6).

Figure 23-6 shows an example of a read lock bit program flowchart.



**Figure 23-7. Read lock bit status flowchart**

## CPU Rewrite Mode

---

### Data Protect Function (Block Lock)

Each block in figure 23-1 has a nonvolatile lock bit to specify that the block should be protected (locked) against erase/write. The lock bit program command is used to set the lock bit to 0 (locked). The lock bit of each block can be read out using the read lock bit status command.

Whether block lock is enabled or disabled is determined by the status of the lock bit and how the flash memory control register's lock bit disable bit is set.

- (1) When the lock bit disable bit is 0, a specified block can be locked or unlocked by the lock bit status (lock bit data). Blocks whose lock bit data are 0 are locked, so they are disabled against erase/write. On the other hand, the blocks whose lock bit data are 1 are not locked, so they are enabled for erase/write.
- (2) When the lock bit disable bit is 1, all blocks are nonlocked regardless of the lock bit data, so they are enabled for erase/write. In this case, the lock bit data that are 0 (locked) are set to 1 (nonlocked) after erasure, so the lock bit-actuated lock is removed.

### Status Register

The status register indicates the operating status of the flash memory and whether an erase- or a program operation has terminated normally or in error. The content of this register can be read out only by writing the read status register command ( $70_{16}$ ). Table 23-2 details the status register.

The status register is cleared by writing the Clear Status Register command ( $50_{16}$ ).

After a reset, the status register is set to " $80_{16}$ ".

Each bit in this register is explained below.

#### Write state machine (WSM) status (SR7)

After power-on, the write status machine (WSM) status is set to 1.

The write state machine (WSM) status indicates the operating status of the device, as for output on the  $\overline{RY/BY}$  pin. This status bit is set to 0 during the auto write- or the auto erase operation and is set to 1 upon completion of these operations.

#### Erase status (SR5)

The erase status informs the operating status of the auto erase operation to the CPU. When an erase error occurs, it is set to 1.

The erase status is reset to 0 when cleared.



## CPU Rewrite Mode

**Program status (SR4)**

The program status informs the operating status of the auto write operation to the CPU. When a write error occurs, it is set to 1.

The program status is reset to 0 when cleared.

When an erase command is in error (which occurs if the command entered after the block erase command ( $20_{16}$ ) is not the confirmation command ( $D0_{16}$ )), both the program status and erase status (SR5) are set to 1.

When the program status or erase status is 1, the following commands entered by command write are not accepted.

Also, in one of the following cases, both SR4 and SR5 are set to 1 (command sequence error):

- (1) When the valid command is not entered correctly.
- (2) When the data entered in the second bus cycle of the lock bit program ( $77_{16}/D0_{16}$ ), block erase ( $20_{16}/D0_{16}$ ), or erase all unlock blocks ( $A7_{16}/D0_{16}$ ) is not the  $D0_{16}$  or  $FF_{16}$ . However, if  $FF_{16}$  is entered, read array is assumed and the command that has been set up in the first bus cycle is cancelled.

**Block status after program**

If excessive data are written (phenomenon whereby the memory cell becomes depressed which results in data not being read correctly), "1" is set for the program status after-program at the end of the page write operation. In other words, when writing ends successfully, " $80_{16}$ " is output; when writing fails, " $90_{16}$ " is output; and when excessive data are written, " $88_{16}$ " is output.


**Table 23-2. Definition of each bit in status register**

Each bit of SRD	Status name	Definition	
		"1"	"0"
SR7 (bit7)	Write state machine (WSM) status	Ready	Busy
SR6 (bit6)	Reserved	-	-
SR5 (bit5)	Erase status	Terminated in error	Terminated normally
SR4 (bit4)	Program status	Terminated in error	Terminated normally
SR3 (bit3)	Block status after program	Terminated in error	Terminated normally
SR2 (bit2)	Reserved	-	-
SR1 (bit1)	Reserved	-	-
SR0 (bit0)	Reserved	-	-

## CPU Rewrite Mode

**Full Status Check**

By performing full status check, it is possible to know the execution results of erase- and program operations. Figure 23-7 shows a full status check flowchart and the action to take when each error occurs.



**Figure 23-8. Full status check flowchart and remedial procedure for errors**

## Functions To Inhibit Rewriting On-chip Flash Memory

### Functions To Inhibit Rewriting On-chip Flash Memory

To prevent the contents of the on-chip flash memory from being read out or rewritten easily, the device incorporates a ROM code protect function for use in parallel I/O mode and an ID code check function for use in standard serial I/O mode.

#### ROM Code Protect Function

The ROM code protect function reading out or modifying the contents of the on-chip flash memory by using the ROM code protect address ( $0FFFFFF_{16}$ ) when in parallel I/O mode. Figure 23-8 shows the ROM code protect control address ( $0FFFFFF_{16}$ ). (This address exists in the user ROM area.)

If one of the pair of ROM code protect bits is set to 0, ROM code protect is turned on, so that the contents of the on-chip flash memory are protected against readout and modification. ROM code protect is implemented in two levels. If level 2 is selected, the flash memory is protected even against readout by a shipment inspection LSI tester, etc. When an attempt is made to select both level 1 and level 2, level 2 is selected by default.

If both of the two ROM code protect reset bits are set to "00", ROM code protect is turned off, so that the contents of the on-chip flash memory can be read out or modified. Once ROM code protect is turned on, the contents of the ROM code protect reset bits cannot be modified in parallel I/O mode. Use the serial I/O- or some other mode to rewrite the contents of the ROM code protect reset bits.




Figure 23-9. ROM code protect control address

## Functions To Inhibit Rewriting On-chip Flash Memory

### ID Code Check Function

Use this function in standard serial I/O mode. When the contents of the flash memory is not blank, the ID code sent from the serial programmer is compared with the ID code written in the flash memory to see if they match. If the ID codes do not match, the commands sent from the serial programmer are not accepted. The ID code consists of 8-bit data, the area of which, beginning with the first byte, are  $0\text{FFFDF}_{16}$ ,  $0\text{FFFE3}_{16}$ ,  $0\text{FFFEb}_{16}$ ,  $0\text{FFFEF}_{16}$ ,  $0\text{FFFF3}_{16}$ ,  $0\text{FFFF7}_{16}$  and  $0\text{FFFFB}_{16}$ . Write a program which has the ID code preset at these addresses to the flash memory.




Figure 23-10. ID code store addresses

## Parallel I/O Mode

## Description of Pin Function (Flash Memory Parallel I/O Mode)

Pin name	Signal name	I/O	Function
Vcc, Vss	Power supply input		Apply $3.3 \pm 0.3$ V to the Vcc pin (for both 5V and 3.3V versions) and 0 V to the Vss pin.
CNVss	CNVss	I	Connect this pin to Vcc.
RESET	Reset input	I	Reset input pin. When reset is held low, more than 20 cycles of clock are required at the XIN pin.
XIN	Clock input	I	Connect a ceramic or crystal resonator between the XIN and XOUT pins. When entering an externally derived clock, enter it from XIN and leave XOUT open.
XOUT	Clock output	O	
BYTE	BYTE	I	Connect this pin to Vcc or Vss.
AVcc, AVss	Analog power supply input		Connect AVSS to Vss and AVcc to Vcc, respectively.
VREF	Reference voltage input	O	Enter the reference voltage for AD from this pin.
P00 to P07	Data I/O D0 to D7	I/O	These are data D0–D7 input/output pins.
P10 to P17	Data I/O D8 to D15	I/O	These are data D8–D15 input/output pins.
P20 to P27	Address input A0 to A6	I	These are address A0–A6 (word address) input pins. Address Ai in parallel input/output mode is equivalent to Ai + 1 in microcomputer mode.
P30 to P37	Address input A7 to A14	I	These are address A7–A14 (word address) input pins.
P40 to P42	Address input A15 to A17	I	These are address A15–A17 (word address) input pins.
P43 to P47	Input port P4	I	Enter high signals to these pins.
P50	$\overline{CE}$ input	I	This is a $\overline{CE}$ input pin.
P51	$\overline{OE}$ input	I	This is a $\overline{OE}$ input pin.
P52	$\overline{WE}$ input	I	This is a $\overline{WE}$ input pin.
P53	$\overline{WP}$ input	I	This is a $\overline{WP}$ input pin.
P54	$\overline{BSEL}$ input	I	This is a $\overline{BSEL}$ input pin.
P55	EPM input	I	Enter a low signal to this pin.
P56 to P57	Input port P5	I	Enter high signals to these pins.
P60 to P67	Input port P6	I	Enter high signals to these pins.
P70 to P77	Input port P7	I	Enter high signals to these pins.
P80 to P81	Input port P8	I	Enter high signals to these pins.
P82 to P84	Input port P8	I	Enter low signals to these pins.
P85	$\overline{RP}$ input	I	This is a $\overline{RP}$ input pin.
P86 to P87	Input port P8	I	Enter high signals to these pins.
P90	Input port P9	I	Enter high or low signals to these pins or leave these pins open.
P91	$\overline{RY/BY}$ output	O	This is a $\overline{RY/BY}$ output pin.
P92 to P97	Input port P9	I	Enter high or low signals to these pins or leave these pins open.
P100 to P107	Input port P10	I	Enter high or low signals to these pins or leave these pins open.

## Parallel I/O Mode

**Parallel I/O Mode**

The parallel I/O mode is entered by making connections shown in Figure 24-2 and then turning the Vcc power supply (3.3 V) on. In this mode, the M16C/6N (with on-chip flash memory) operates in a manner similar to the DINOR flash memory M5M29FB800 by Mitsubishi. Note, however, that there are some differences in regard to the functions not available with the microcomputer and matters related to memory size, as shown in Table 24-1.

Only in parallel I/O mode, the M16C/6N (with on-chip flash memory), either 5V- or 3.3V version, needs to be operated with a supply voltage of  $3.3\text{ V} \pm 0.3\text{ V}$ . Table 24-2 shows pin relationship between the M16C/6N and M5M29FB800 in parallel I/O mode.

**Table 24-1. Differences from the M5M29FB800**

Functions not available with microcomputer	Differences in matters related to memory capacity
<ul style="list-style-type: none"> <li>• Device ID code readout</li> <li>• Suspend/resume functions</li> <li>• Sleep function</li> <li>• Additional write function</li> </ul>	<ul style="list-style-type: none"> <li>• Flash memory capacity</li> <li>• Block arrangement (See Figure CC-1)</li> </ul>
	Functions only available with microcomputer
	• Boot ROM area selection

Note: Do not apply V<sub>HH</sub> (12 V) to the A9 and RP pins.

**Table 24-2. Pin relationship in parallel I/O mode**

	M16C/62(on-chip flash memory)	M5M29FB800
Vcc	Vcc	Vcc
Vss	Vss	Vss
Address input	P21 to P27, P30 to P37, P40, P41, P42	A0 to A16
Data I/O	P00 to P07, P10 to P17	D0 to D15
$\overline{\text{OE}}$ input	P51	$\overline{\text{OE}}$
$\overline{\text{CE}}$ input	P50	$\overline{\text{CE}}$
$\overline{\text{WP}}$ input	P53	$\overline{\text{WP}}$
$\overline{\text{WE}}$ input	P52	$\overline{\text{WE}}$
BYTE input	BYTE	BYTE
$\overline{\text{RP}}$ input	NMI	$\overline{\text{RP}}$
RY/ $\overline{\text{BY}}$ output	P70	RY/ $\overline{\text{BY}}$
BSEL input (Note)	P54	—

Note: BSEL is used to choose between the user ROM and boot ROM areas and has no equivalent pin in the M5M29FB800.


Parallel I/O Mode

**Address**

The M16C/6N (with on-chip flash memory) has word- and byte modes which are switched over by the BYTE pin.

When the BYTE pin is high, the 16-bit data bus is selected and the memory is accessed in 16 bits. In this case, addresses must always be specified by an even address. When the BYTE pin is low, the 8-bit data bus is selected and the memory is accessed in 8 bits.

The user ROM is divided into blocks as shown in Figure 24-1. The block address referred to in this manual is the maximum even address of each block.



**Figure 24-1. Block diagram of on-chip flash memory**

Parallel I/O Mode




Figure 24-2. Pin connection diagram in parallel I/O mode



## Parallel I/O Mode

**User ROM and Boot ROM Areas**

In parallel I/O mode, the user ROM- and boot ROM areas shown in Figure 24-1 can be rewritten.

BSEL pin is used to select between these two areas. The user ROM area is selected by pulling the BSEL input low; the boot ROM area is selected by driving the BSEL input high. Both areas of flash memory can be operated on in the same way.

Program- and block erase operations can be performed in the user ROM area. The user ROM area and its blocks are shown in Figure 24-1.

The boot ROM area is 8 Kbytes in size. In parallel I/O mode, it is located at address 0FE000<sub>16</sub> through 0FFFF<sub>16</sub>. Make sure program- and block erase operations are always performed within this address range. (Access to any location outside this address range is prohibited.)

In the boot ROM area, an erase block operation is applied to only one 8 Kbyte block. The boot ROM area has a standard serial I/O mode control program stored in it when shipped from the Mitsubishi factory. Therefore, if the device is going to be used in standard serial I/O mode, do not rewrite the boot ROM area.

**Functional Outline (Parallel I/O Mode)**

In parallel I/O mode, bus operation modes — Read, Output Disable, Standby, Write and Deep Power Down — are selected by the status of the  $\overline{CE}$ -,  $\overline{OE}$ -,  $\overline{WE}$ - and  $\overline{RP}$  input pins.

The contents of erase-, program- and other operations are selected by writing a software command. The data, status register, etc. in memory can be read out only by a read after software command input.

Program- and erase operations are controlled using software commands.

**Table 24-3. Relationship between control signals and bus operation modes**

Mode		Pin name	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	$\overline{RP}$	D <sub>0</sub> to D <sub>15</sub>
Read	Array		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Data output
	Status register		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Status register data output
	Lock bit status		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Lock bit data (D <sub>6</sub> ) output
Output disabled			V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Hi-Z
Stand by			V <sub>IH</sub>	X	X	V <sub>IH</sub>	Hi-Z
Write	Program		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Command/data input
	Erase		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Command input
	Other		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Command input
Deep power down			X	X	X	V <sub>IL</sub>	Hi-Z

Note: X can be V<sub>IL</sub> or V<sub>IH</sub>.

## Bus Operation Modes

### Read

The Read mode is entered by pulling the  $\overline{OE}$  pin low when the  $\overline{CE}$  pin is low and the  $\overline{WE}$ - as well as  $\overline{RP}$  pins are high. There are three read modes: Array, Status Register and Lock Bit Status which are selected by software command input. In Read mode, the data corresponding to each software command entered are output from the data I/O pins  $D_0 - D_{15}$ . The Read Array mode is automatically selected when the device is powered on after it exits Deep Power Down mode.

### Output Disable

The Output Disable mode is entered by pulling the  $\overline{CE}$  pin low and the  $\overline{WE}$ -,  $\overline{OE}$ - and  $\overline{RP}$  pins high. Also, the data I/O pins are placed in the high-impedance state.

### Standby

The Standby mode is entered by driving the  $\overline{CE}$  pin high when the  $\overline{RP}$  pin is high. Also, the data I/O pins are placed in the high-impedance state. However, if the  $\overline{CE}$  pin is set high during erase- or program operation, the internal control circuit does not halt immediately and normal power consumption is required until the operation under way is completed.

### Write

The Write mode is entered by pulling the  $\overline{WE}$  pin low when the  $\overline{CE}$  pin is low and the  $\overline{OE}$ - as well as  $\overline{RP}$  pins are high. In this mode, the device accepts the software commands or write data entered from the data I/O pins. A program-, erase- or some other operation is initiated depending on the content of the software command entered here. The input data such as addresses and software command are latched at the rising edge of  $\overline{WE}$  or  $\overline{CE}$  whichever occurs earlier.

### Deep Power Down

The Deep Power Down is entered by pulling the  $\overline{RP}$  pin low. Also, the data I/O pins are placed in the high-impedance state. When the device is freed from Deep Power Down mode, the Read Array mode is selected and the content of the status register is set to "80<sub>16</sub>". If the  $\overline{RP}$  pin is pulled low during erase- or program operation, the operation under way is cancelled and the data in the relevant block becomes invalid.

## Parallel I/O Mode

## Software Commands

Table 24-4 lists the software commands available with the M16C/6NT (with on-chip flash memory). By entering a software command from the data I/O pins ( $D_0 - D_7$ ) in Write mode, specify the content of the operation, such as erase- or program operation, to be performed. When entering a software command, the upper byte ( $D_8 - D_{15}$ ) is ignored.

Table 24-4. Software command list (parallel I/O mode)

Command	First bus cycle			Second bus cycle			Third bus cycle		
	Mode	Address	Data ( $D_0$ to $D_7$ )	Mode	Address	Data ( $D_0$ to $D_7$ )	Mode	Address	Data ( $D_0$ to $D_7$ )
Read array	Write	X (Note 6)	FF <sub>16</sub>						
Read status register	Write	X	70 <sub>16</sub>	Read	X	SRD (Note 2)			
Clear status register	Write	X	50 <sub>16</sub>						
Page program (Note 3)	Write	X	41 <sub>16</sub>	Write	WA0 (Note 3)	WD0 (Note 3)	Write	WA1	WD1
Block erase	Write	X	20 <sub>16</sub>	Write	BA (Note 4)	D0 <sub>16</sub>			
Erase all unlock block	Write	X	A7 <sub>16</sub>	Write	X	D0 <sub>16</sub>			
Lock bit program	Write	X	77 <sub>16</sub>	Write	BA	D0 <sub>16</sub>			
Read lock bit status	Write	X	71 <sub>16</sub>	Read	BA	D <sub>6</sub> (Note 5)			

Note 1: When a software command is input, the upper byte of data ( $D_8$  to  $D_{15}$ ) is ignored.

Note 2: SRD = Status Register Data

Note 3: WA = Write Address, WD = Write Data

WA and WD must be set sequentially from 00<sub>16</sub> to FE<sub>16</sub> (an even address). The page size is 256 bytes.

Note 4: BA = Block Address (Enter the maximum address of each block that is an even address.)

Note 5: D<sub>6</sub> corresponds to the block lock status. Block not locked when D<sub>6</sub> = 1, block locked when D<sub>6</sub> = 0.

Read Array Command (FF<sub>16</sub>)

The Read Array mode is entered by writing the command code "FF<sub>16</sub>" in the first bus cycle. When an address to read is input in one of the bus cycles that follow, the content of the specified address is output from the data bus ( $D_0 - D_{15}$ ). The address entered here must be an even address when the BYTE pin is high (16-bit mode).

The Read Array mode is retained intact until another command is written.

The Read Array mode is also selected automatically when the device is powered on and after it exits Deep Power Down mode.

Read Status Register Command (70<sub>16</sub>)

When the command code "70<sub>16</sub>" is written in the first bus cycle, the content of the status register is output from the data bus ( $D_0 - D_7$ ) by a read in the second bus cycle. Since the content of the status register is updated at the falling edge of  $\overline{OE}$  or  $\overline{CE}$ , the  $\overline{OE}$ - or  $\overline{CE}$  signal must be asserted each time the status is read. The status register is explained in the next section.

Clear Status Register Command (50<sub>16</sub>)

This command is used to clear the bits SR3 to 5 of the status register after they are set. These bits indicate that operation has ended in an error. To use this command, write the command code "50<sub>16</sub>" in the first bus cycle.

## Parallel I/O Mode

**Page Program Command (41<sub>16</sub>)**

Page programming enables high-speed programming in blocks of 256 bytes. The page programming operation is started when the "41<sub>16</sub>" command code is written for the first bus cycle. Write data are then written sequentially from the second bus cycle to the 129th bus cycle. In this case, when the byte pin is "H" level, the address must be odd and increased by two from "00<sub>16</sub>" to "FF<sub>16</sub>". When the byte pin is "L" level, the address must increase from "00<sub>16</sub>" to "FF<sub>16</sub>". When data loading ends, the auto write (data program and verify) operation starts.

Auto Write end can be verified by reading the status register or the status of the RY/ $\overline{\text{BY}}$  signal. At the start of the auto write operation, the read status register mode is automatically engaged, so the contents of the status register can be read from the data I/O pins (D<sub>0</sub> – D<sub>7</sub>). Status register bit 7 (SR7) becomes "0" when the auto write operation starts and returns to "1" when it ends. In this way, the read status register mode is maintained until the next read array command (FF<sub>16</sub>) or read lock bit status command (71<sub>16</sub>) is written.

Similar to the status register bit 7, the RY/ $\overline{\text{BY}}$  pin is "L" level during the auto write period and becomes "H" level when auto write ends.

After the auto write operation ends, the result of the operation can be known by reading the status register. For more information, see the section on the status register.

Figure 24-3 shows a flowchart of the page program. For the operation timing of the page program, see the time chart in the section on electric characteristics.

Each block can be write-protected with the lock bit. For more information, see the section on the data protection. Additional writing is not allowed with already programmed pages.




Figure 24-3. Page program flowchart

## Parallel I/O Mode

**Block Erase Command (20<sub>16</sub>/D0<sub>16</sub>)**

Writing the "20<sub>16</sub>" command code for the first bus cycle and, after that, the "D0<sub>16</sub>" verify command code and the block address of a block for the second bus cycle starts the auto erase (erase and erase verify) operation for the specified block.

Auto erase end can be verified by reading the status register or the status of the RY/ $\overline{\text{BY}}$  signal. At the start of the auto erase operation, the read status register mode is automatically engaged, so the contents of the status register can be read from the data I/O pins (D<sub>0</sub> – D<sub>7</sub>). Status register bit 7 (SR7) becomes "0" when the auto erase operation starts and returns to "1" when it ends. In this way, the read status register mode is maintained until the next read array command (FF<sub>16</sub>) or read lock bit status command (71<sub>16</sub>) is written. Similar to the status register bit 7, the RY/ $\overline{\text{BY}}$  pin is "L" level during auto erase operations and becomes "H" level when auto erase ends.

After the block erase operation ends, the result of the operation can be known by reading the status register. For more information, see the section on the status register.

Figure 24-4 shows a flowchart of block erasing. For the block erase operation timing, see time chart in the section on electric characteristics.

Each block can be erase-protected with the lock bit. For more information, see the section on the data protection function.




Figure 24-4. Block erase flowchart

## Parallel I/O Mode

**Erase All Unlocked Blocks Command (A7<sub>16</sub>/D0<sub>16</sub>)**

Writing the "A7<sub>16</sub>" command code for the first bus cycle and the "D0<sub>16</sub>" verify command code for the second bus cycle continuously executes the block erase operation for all the blocks. In this case, it is not necessary to specify an address in the second bus cycle.

Even after the erase all unlock blocks operation ends, as with block erase, the end of the operation can be verified by reading the status register or the status of the RY/ $\overline{\text{BY}}$  signal. Also, the result of the erase operation can be known by reading the status register.

When the  $\overline{\text{WP}}$  pin is "H" level, all blocks are erased regardless of lock bit status. When the  $\overline{\text{WP}}$  pin is "L" level, The lock pin is enabled and only unlocked blocks (lock bit data are "1") are erased.

**Lock Bit Program Command (77<sub>16</sub>/D0<sub>16</sub>)**

Writing the "77<sub>16</sub>" command code for the first bus cycle and, after that, the "D0<sub>16</sub>" verify command code as well as the block address of a block for the second bus cycle writes "0" (lock) for the lock bit of the specified block.

Figure 24-5 shows an example of flowchart of the lock bit program. The lock bit status (lock bit data) can be read with the read lock bit status command.

As with the page program, the end of the lock bit program auto write operation can be verified by reading the status register or the status of the RY/ $\overline{\text{BY}}$  signal.

For information on the lock bit function, reset procedure and so on, see the section on the data protection function.





Figure 24-5. Lock bit program flowchart

## Parallel I/O Mode

**Read Lock Bit Status Command (71<sub>16</sub>)**

After the "71<sub>16</sub>" command code is written for the first bus cycle and the address block of a given block is specified in the second bus cycle, the lock status of the specified block is output as data I/O pin bit 6 (D6).

Figure 24-6 shows an example of flowchart of the read lock bit status.



**Figure 24-5. Lock bit program flowchart**

## Parallel I/O Mode

**Data Protection Function (Block Lock)**

Each of the blocks in Figure 24-1 has a nonvolatile lock bit that specifies protection (block lock) against erasing/writing. A block is locked (writing "0" for the lock bit) with the lock bit program command. Also, the lock bit of any block can be read with the read lock bit status command.

Block lock enable/disable is determined by the status of the lock bit itself and the status of the  $\overline{RP}$ - and  $\overline{WP}$  pins. This relationship is given in Table 24-5.

- (1) When the  $\overline{RP}$  pin is "L" level, the deep power down mode is engaged and all blocks are locked.
- (2) When the  $\overline{RP}$  pin is "H" level and the  $\overline{WP}$  pin "L" level, the specified block can be locked/unlocked using the lock bit (lock bit data). Blocks with "0" lock bit data are locked and cannot be erased or written in. On the other hand, blocks with "1" lock bit data are unlocked and can be erased or written in.
- (3) When the  $\overline{RP}$  pin and the  $\overline{WP}$  pin are both "H" level, all blocks are unlocked regardless of lock bit data status and can be erased or written in. In this case, lock bit data that were "0" before the block was erased are set to "1" (unlocked) after erasing, therefore the block is actually unlocked with the lock bit.

**Table 24-5. Block lock conditions**

$\overline{RP}$	$\overline{WP}$ (Note 1)	Lock bit (Internal)	Block lock
V <sub>IL</sub>	X	X	Locks all blocks (Deep power down mode)
V <sub>IH</sub>	V <sub>IL</sub>	0	Locks block using lock bit data
V <sub>IH</sub>	V <sub>IL</sub>	1	Unlocks block using lock bit data
V <sub>IH</sub>	V <sub>IH</sub>	X	Unlocks all blocks (Note 2)

Note 1: During read/write operations or when the write state machine (WSM) status is busy (SR7 = "0"), do not switch  $\overline{WP}$  pin state.

Note 2: In this case, the lock bit is set to "1" after the block is erased.



## Parallel I/O Mode

**Status Register**

The status register indicates status such as whether an erase operation or a program ended successfully or in error. It can be read under the following conditions.

- (1) In the read array mode or lock bit status mode, when the read status register command ( $70_{16}$ ) is written and the block address is subsequently read.
- (2) In the period from when the page program auto write or auto erase starts to when the read array command ( $FF_{16}$ ) or the read lock bit status command ( $71_{16}$ ) is input.

The status register is cleared in the following situations.

- (1) When the clear status register command ( $50_{16}$ ) is written
- (2) When in the deep power down mode
- (3) When power is turned off

Table 24-6 gives the definition of each status register bit. When power is turned on or returning from the deep power down mode, the status register outputs " $80_{16}$ ".

**Table 24-6. Status register**

Symbol	Status	Definition	
		"1"	"0"
SR7 (D7)	Write state machine (WSM) status	Ready	Busy
SR6 (D6)	Reserved	—	—
SR5 (D5)	Erase status	Ended in error	Ended successfully
SR4 (D4)	Program status	Ended in error	Ended successfully
SR3 (D3)	Program status after-program	Ended in error	Ended successfully
SR2 (D2)	Reserved	—	—
SR1 (D1)	Reserved	—	—
SR0 (D0)	Reserved	—	—

**Write State Machine (WSM) Status (SR7)**

The write state machine (WSM) status indicates the operating status of the flash memory. When power is turned on or returning from deep power down mode, it is set to "1". This bit is "0" (busy) during the auto write- or erase operation and becomes "1" when the operation ends.

**Erase Status (SR5)**

The erase status reports the operating status of the auto erase operation. If an erase error occurs, it is set to "1". When the erase status is cleared, it is set to "0".

**Program Status (SR4)**

The program status reports the operating status of the auto write operation. If a write error occurs, it is set to "1". When the program status is cleared, it is set to "0".

## Parallel I/O Mode

**Block Status After Program (SR3)**

If excessive data are written (phenomenon whereby the memory cell becomes depressed which results in data not being read correctly), the block status after-program is set to "1" at the end of the page write operation. In other words, when writing ends successfully, "80<sub>16</sub>" is output; when writing fails, "90<sub>16</sub>" is output; and when excessive data are written, "88<sub>16</sub>" is output.


If "1" is written for any of SR5-, SR4- or SR3 bits, the page program-, block erase-, erase all unlocked blocks- and lock bit program commands are not accepted. Before executing these commands,, execute the clear status register command (50<sub>16</sub>) and clear the status register.

Also in the following cases, both SR4 and SR5 are set to "1" (command sequence error).

- (1) If data other than "D0<sub>16</sub>" or "FF<sub>16</sub>" are input for the second bus cycle data of the lock bit program command (77<sub>16</sub>/D0<sub>16</sub>).
- (2) If data other than "D0<sub>16</sub>" or "FF<sub>16</sub>" are input for the second bus cycle data of the block erase command (20<sub>16</sub>/D0<sub>16</sub>).
- (3) If data other than "D0<sub>16</sub>" or "FF<sub>16</sub>" are input for the second bus cycle data of the erase all unlocked blocks command (A7<sub>16</sub>/D0<sub>16</sub>). However, inputting "FF<sub>16</sub>" engages the read array mode and cancels the setup command in the first bus cycle.

**Full Status Check**

Results of executed erase- and program operations can be known by running a full status check. Figure 24-7 shows a flowchart of the full status check and explains how to remedy errors which may occur.



**Figure 24-7. Full status flowchart and remedial procedure for errors**

## Parallel I/O Mode

---

### Ready/Busy (RY/ $\overline{\text{BY}}$ ) pin

The RY/ $\overline{\text{BY}}$  pin is an output pin which, like the write state machine (WSM) status (SR7), indicates the operating status of the flash memory. It is "L" level during the auto write- or the auto erase operation and becomes to the high-impedance state (ready state) when the operation ends. The RY/ $\overline{\text{BY}}$  pin requires an external pull-up.

## Standard Serial I/O Mode

## Pin functions (flash memory standard serial I/O mode)

Pin	DescriptionName	I/O	
Vcc,Vss	Power input		Apply program/erase protection voltage to Vcc pin and 0 V to Vss pin.
CNVss	CNVss	I	Connect to Vcc pin.
$\overline{\text{RESET}}$	Reset input	I	Reset input pin. While reset is "L" level, a 20 cycle or longer clock must be input to XIN pin.
XIN	Clock input	I	Connect a ceramic resonator or crystal oscillator between XIN and XOUT pins. To input an externally generated clock, input it to XIN pin and open XOUT pin.
XOUT	Clock output	O	
BYTE	BYTE	I	Connect this pin to Vcc or Vss.
AVcc, AVss	Analog power supply input		Connect AVSS to Vss and AVcc to Vcc, respectively.
VREF	Reference voltage input	O	Enter the reference voltage for AD from this pin.
P00 to P07	Input port P0	I	Input "H" or "L" level signal or open.
P10 to P17	Input port P1	I	Input "H" or "L" level signal or open.
P20 to P27	Input port P2	I	Input "H" or "L" level signal or open.
P30 to P37	Input port P3	I	Input "H" or "L" level signal or open.
P40 to P47	Input port P4	I	Input "H" or "L" level signal or open.
P51 to P54, P56, P57	Input port P5	I	Input "H" or "L" level signal or open.
P50	CE input	I	Input "H" level signal.
P55	EPM input	I	Input "L" level signal.
P60 to P63	Input port P6	I	Input "H" or "L" level signal or open.
P64	BUSY output	O	BUSY signal output pin
P65	SCLK input	I	Serial clock input pin
P66	RxD input	I	Serial data input pin
P67	TxD output	O	Serial data output pin
P70 to P77	Input port P7	I	Input "H" or "L" level signal or open.
P80 to P87	Input port P8	I	Input "H" or "L" level signal or open.
P9 to P97	Input port P9	I	Input "H" or "L" level signal or open.
P100 to P107	Input port P10	I	Input "H" or "L" level signal or open.

Standard Serial I/O Mode




Figure 25-1. Pin connections for serial I/O mode

## Standard Serial I/O Mode

---

### Standard Serial I/O Mode

The standard serial I/O mode serially inputs and outputs the software commands, addresses and data necessary for operating (read, program, erase, etc.) the internal flash memory. It uses a purpose-specific serial programmer.

The standard serial I/O mode differs from the parallel I/O mode in that the CPU controls operations like rewriting (uses the CPU rewrite mode) in the flash memory or serial input for rewriting data. The standard serial mode is started by clearing the reset with an "H" level signal at the P5<sub>0</sub> (CE) pin, an "L" signal at the P5<sub>5</sub> (EPM) pin and an "H" level at the CNVss pin. (For the normal microprocessor mode, set CNVss to "L".)

This control program is written in the boot ROM area when shipped from Mitsubishi Electric. Therefore, if the boot ROM area is rewritten in the parallel I/O mode, the standard serial I/O mode cannot be used.

Figure 25-1 shows the pin connections for the standard serial I/O mode. Serial data I/O uses four UART1 pins: CLK1, RXD1, TXD1 and RTS1 (BUSY).

The CLK1 pin is the transfer clock input pin and it transfers the external transfer clock. The TXD1 pin outputs the CMOS signal. The RTS1 (BUSY) pin outputs an "L" level when reception setup ends and an "H" level when the reception operation starts. Transmission- and reception data are transferred serially in 8-byte blocks.

In the standard serial I/O mode, only the user ROM area shown in 24-1 can be rewritten, the boot ROM area cannot.

The standard serial I/O mode has a 7-byte ID code. When the flash memory is not blank and the ID code does not match the content of the flash memory, the command sent from the programmer is not accepted.

### Function Overview (Standard Serial I/O Mode)

In the standard serial I/O mode, software commands, addresses and data are input and output between the flash memory and an external device (serial programmer, etc.) using a 4-wire clock-synchronized serial I/O (UART1). In reception, the software commands, addresses and program data are synchronized with the rise of the transfer clock input to the CLK1 pin and input into the flash memory via the RXD1 pin. In transmission, the read data and status are synchronized with the fall of the transfer clock and output to the outside from the TXD1 pin.

The TXD1 pin is CMOS output. Transmission is in 8-bit blocks and LSB first.

When busy, either during transmission or reception, or while executing an erase operation or program the RTS1 (BUSY) pin is "H" level. Accordingly, do not start the next transmission until the RTS1 (BUSY) pin is "L" level.

Also, data in memory and the status register can be read after inputting a software command. It is possible to check flash memory operating status or whether a program- or erase operation ended successfully or in error by reading the status register.

Software commands and the status register are explained here following.

## Standard Serial I/O Mode

## Software Commands

Table 25-1 lists software commands. In the standard serial I/O mode, erase operation, programs and reading are controlled by transferring software commands via the RxD pin. Software commands for the serial I/O mode are basically the same as those for the parallel I/O mode, but there are six additional commands to make up for WP pin functions used in the parallel I/O mode. These commands are lock bit disable, lock bit enable, ID check, download, version information output and boot area output.

Table 25-1. Software commands (standard serial I/O mode)

	Control command		2nd byte	3rd byte	4th byte	5th byte	6th byte		When ID is not verificate
1	Page read	FF <sub>16</sub>	Address (middle)	Address (high)	Data output	Data output	Data output	Data output to 259th byte	Not acceptable
2	Page program	41 <sub>16</sub>	Address (middle)	Address (high)	Data input	Data input	Data input	Data input to 259th byte	Not acceptable
3	Block erase	20 <sub>16</sub>	Address (middle)	Address (high)	D0 <sub>16</sub>				Not acceptable
4	Erase all unlocked blocks	A7 <sub>16</sub>	D0 <sub>16</sub>						Not acceptable
5	Read status register	70 <sub>16</sub>	SRD output	SRD1 output					Acceptable
6	Clear status register	50 <sub>16</sub>							Not acceptable
7	Read lockbit status	71 <sub>16</sub>	Address (middle)	Address (high)	Lock bit data output				Not acceptable
8	Lockbit program	77 <sub>16</sub>	Address (middle)	Address (high)	D0 <sub>16</sub>				Not acceptable
9	Lockbit enable	7A <sub>16</sub>							Not acceptable
10	Lockbit disable	75 <sub>16</sub>							Not acceptable
11	ID check function	F5 <sub>16</sub>	Address (low)	Address (middle)	Address (high)	ID size	ID1	To ID7	Acceptable
12	Download function	FA <sub>16</sub>	Size (low)	Size (high)	Check-sum	Data input	To required number of times		Not acceptable
13	Version data output function	FB <sub>16</sub>	Version data output	Version data output	Version data output	Version data output	Version data output	Version data output to 9th byte	Acceptable
14	Boot area output function	FC <sub>16</sub>	Address (middle)	Address (high)	Data output	Data output	Data output	Data output to 259th byte	Not acceptable

- Shading indicates transfer from flash memory microcomputer to serial programmer. All other data is transferred from the serial programmer to the flash memory microcomputer.
- SRD refers to status register data. SRD1 refers to status register 1 data.
- All commands can be accepted when the flash memory is totally blank.

## Standard Serial I/O Mode

**Read Array Command**

This command reads the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the read array command as explained below.

- (1) Send the "FF<sub>16</sub>" command code in the first byte of the transmission.
- (2) Send addresses A<sub>8</sub> to A<sub>15</sub> and A<sub>16</sub> to A<sub>23</sub> in the second and the third bytes of the transmission respectively.
- (3) From the fourth byte onward, data (D<sub>0</sub> to D<sub>7</sub>) for the page (256 bytes) specified with addresses A<sub>8</sub> to A<sub>23</sub> will be output sequentially from the smaller address first in synchronization with the rise of the clock.




Figure 25-2. Timing for reading array

**Read Status Register Command**

This command reads status information. When the "70<sub>16</sub>" command code is sent in the first byte of the transmission, the contents of the status register (SRD) specified in the second byte of the transmission and the contents of status register 1 (SRD1) specified in the third byte of the transmission are read.





Figure 25-3. Timing for reading the status register



## Standard Serial I/O Mode

**Clear Status Register Command**

This command clears the bits (SR3 – SR5) which are set when the status register operation ends in error. When the "50<sub>16</sub>" command code is sent in the first byte of the transmission, the abovementioned bits are cleared. When the clear status register operation ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level.



**Figure 25-4. Timing for clearing the status register**


**Page Program Command**

This command writes the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page program command as explained below.

- (1) Send the "41<sub>16</sub>" command code in the first byte of the transmission.
- (2) Send addresses A<sub>8</sub> to A<sub>15</sub> and A<sub>16</sub> to A<sub>23</sub> in the second and the third bytes of the transmission respectively.
- (3) From the fourth byte onward, as write data (D0 – D7) for the page (256 bytes) specified with addresses A<sub>8</sub> to A<sub>23</sub> are input sequentially from the smallest address first, that page is automatically written.

When reception setup for the next 256 bytes ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. The result of the page program can be known by reading the status register. For more information, see the section on the status register.

Each block can be write-protected with the lock bit. For more information, see the section on the data protection function. Additional writing is not allowed in the already programmed pages.



**Figure 25-5. Timing for the page program**

## Standard Serial I/O Mode


**Block Erase Command**

This command erases the data in the specified block. Execute the block erase command as explained below.

- (1) Send the "20<sub>16</sub>" command code in the first byte of the transmission.
- (2) Send addresses A<sub>8</sub> to A<sub>15</sub> and A<sub>16</sub> to A<sub>23</sub> in the second and the third bytes of the transmission respectively.
- (3) Send the verify command code "D0<sub>16</sub>" in the fourth byte of the transmission. With the verify command code, the erase operation will start for the specified block in the flash memory. Write the highest address of the specified block for addresses A<sub>16</sub> to A<sub>23</sub>.

When the block erase ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. After the block erase ends, the result of the block erase operation can be known by reading the status register. For more information, see the section on the status register.

Each block can be erase-protected with the lock bit. For more information, see the section on the data protection function.



**Figure 25-6. Timing for block erase**


## Standard Serial I/O Mode

**Erase All Unlocked Blocks Command**

This command erases the content of all the blocks. Execute the erase all unlocked blocks command as explained below.

- (1) Send the "A7<sub>16</sub>" command code in the first byte of the transmission.
- (2) Send verify command code "D0<sub>16</sub>" in the second byte of the transmission. With the verify command code, the erase operation will start and continue for all the block in the flash memory.

When the block erase ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. The result of the erase operation can be known by reading the status register. Each block can be erase-protected with the lock bit. For more information, see the section on the data protection function.




**Figure 25-7. Timing for erasing all unlocked blocks**

**Lock Bit Program Command**

This command writes "0" (lock) for the lock bit of the specified block. Execute the lock bit program command as explained below.

- (1) Send the "77<sub>16</sub>" command code in the first byte of the transmission.
- (2) Send addresses A<sub>8</sub> to A<sub>15</sub> and A<sub>16</sub> to A<sub>23</sub> in the second and the third bytes of the transmission respectively.
- (3) Send verify command code "D0<sub>16</sub>" in the fourth byte of the transmission. With the verify command code, "0" is written for the lock bit of the specified block. Write the highest address of the specified block for the addresses A<sub>8</sub> to A<sub>23</sub>.

When the writing ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. Lock bit status can be read with the read lock bit status command. For information on the lock bit function, see the section on the data protection function.



**Figure 25-8. Timing for lock bit program**

## Standard Serial I/O Mode

**Read Lock Bit Status Command**

This command reads the lock bit status of the specified block. Execute the read lock bit status command as explained below.

- (1) Send the "71<sub>16</sub>" command code in the first byte of the transmission.
- (2) Send addresses A<sub>8</sub> to A<sub>15</sub> and A<sub>16</sub> to A<sub>23</sub> in the second and the third bytes of the transmission respectively.
- (3) The lock bit data of the specified block are output in the fourth byte of the transmission. Write the highest address of the specified block for the addresses A<sub>8</sub> to A<sub>23</sub>.




Figure 25-9. Timing for reading lock bit status

**Lock Bit Enable Command**

This command enables the lock bit in blocks whose bit has been disabled with the lock bit disable command. It functions in the same way as the  $\overline{WP}$  pin in the parallel I/O mode. The command code "7A<sub>16</sub>" is sent in the first byte of the serial transmission. This command enables the lock bit function only; it does not set the lock bit itself.




Figure 25-10. Timing for enabling the lock bit

## Standard Serial I/O Mode

**Lock Bit Disable Command**

This command disables the lock bit. It functions in the same way as the  $\overline{WP}$  pin in the parallel I/O mode. The command code "7A<sub>16</sub>" is sent in the first byte of the serial transmission. This command enables the lock bit function only; it does not set the lock bit itself. However, if an erase command is executed after executing the lock bit disable command, "0" (locked) lock bit data will be set to "1" (unlocked) after the erase operation ends. In any case, after the reset is cancelled, the lock bit is enabled.




Figure 25-11. Timing for disabling the lock bit

**Download Command**

This command downloads a program into the RAM for execution. Execute the download command as explained below.

- (1) Send the "FA<sub>16</sub>" command code in the first byte of the transmission.
- (2) Send the program size in the second and the third bytes of the transmission.
- (3) Send the check sum in the fourth byte of the transmission. The check sum is added to all the data in the fifth byte onward.
- (4) The program to execute is sent in the fifth byte onward.

When all the data are transmitted, if the check sum matches, the download program is executed. The size of the program may vary according to the internal RAM.




Figure 25-12. Timing for download

## Standard Serial I/O Mode

**Version Information Output Command**

This command outputs the version information of the control program stored in the boot area. Execute the version information output command as explained below.

- (1) Send the "FB<sub>16</sub>" command code in the first byte of the transmission.
- (2) The version information will be output from the second byte onward. These data are composed of 8 ASCII code characters.




Figure 25-13. Timing for version information output

**Boot Area Output Command**

This command outputs the control program stored in the boot area in one page blocks (256 bytes). Execute the boot area output command as explained below.

- (1) Send the "FC<sub>16</sub>" command code in the first byte of the transmission.
- (2) Send addresses A<sub>8</sub> to A<sub>15</sub> and A<sub>16</sub> to A<sub>23</sub> in the second and the third bytes of the transmission respectively.
- (3) From the fourth byte onward, data (D<sub>0</sub> – D<sub>7</sub>) for the page (256 bytes) specified with addresses A<sub>8</sub> to A<sub>23</sub> will be output sequentially from the smallest address first, in synchronization with the rise of the clock.




Figure 25-14. Timing for boot area output

Standard Serial I/O Mode

**ID Check**

This command checks the ID code. Execute the boot ID check command as explained below.

- (1) Send the "F5<sub>16</sub>" command code in the first byte of the transmission.
- (2) Send addresses A<sub>0</sub> to A<sub>7</sub>, A<sub>8</sub> to A<sub>15</sub> and A<sub>16</sub> to A<sub>23</sub> of the first byte of the ID code in the second, the third and the fourth bytes of the transmission respectively.
- (3) Send the number of data sets of the ID code in the fifth byte.
- (4) The ID code is sent in the sixth byte onward, starting with the first byte of the code.

When all the data are transmitted, if the check sum matches, the download program is executed. The size of the program may vary according to the internal RAM.




Figure 25-15. Timing for ID check

**ID Code**

When the flash memory is not blank, the ID code sent from the serial programmer and the ID code written in the flash memory are compared to see if they match. If the codes do not match, the command sent from the serial programmer is not accepted. An ID code contains 8 bits of data. Its area is, from the first byte, 0FFFD<sub>16</sub>, 0FFFE<sub>316</sub>, 0FFFE<sub>B16</sub>, 0FFFE<sub>F16</sub>, 0FFFF<sub>316</sub>, 0FFFF<sub>716</sub> and 0FFFF<sub>B16</sub>. Write a program into the flash memory, which already has the ID code set for these addresses.




Figure 25-16. ID code storage addresses

Standard Serial I/O Mode

**Data Protection (Block Lock)**

Each of the blocks in Figure 24-1 has a nonvolatile lock bit that specifies protection (block lock) against erasing/writing. A block is locked (writing "0" for the lock bit) with the lock bit program command. Also, the lock bit of any block can be read with the read lock bit status command.

Block lock disable/enable is determined by the status of the lock bit itself and execution status of the lock bit disable- and lock enable bit commands.

- (1) After the reset is cancelled and the lock bit enable command executed, the specified block can be locked/unlocked using the lock bit (lock bit data). Blocks with "0" lock bit data are locked and cannot be erased or written in. On the other hand, blocks with "1" lock bit data are unlocked and can be erased or written in.
- (2) After the lock bit enable command is executed, all the blocks are unlocked regardless of lock bit data status and can be erased or written in. In this case, lock bit data that were "0" before the block was erased will be set to "1" (unlocked) after erasing, therefore the block is actually unlocked with the lock bit.




Figure 25-17. Blocks in the user area



## Standard Serial I/O Mode

**Status Register (SRD)**

The status register indicates operating status of the flash memory and status such as whether an erase operation or a program ended successfully or in error. It can be read by writing the read status register command (70<sub>16</sub>). Also, the status register is cleared by writing the clear status register command (50<sub>16</sub>).

Table 25-2 gives the definition of the status register bits. After clearing the reset, the status register outputs "80<sub>16</sub>".

**Table 25-2. Status register (SRD)**

Each bit of SRD	Status name	Definition	
		"1"	"0"
SR7 (bit7)	Write state machine (WSM) status	Ready	Busy
SR6 (bit6)	Reserved	-	-
SR5 (bit5)	Erase status	Terminated in error	Terminated normally
SR4 (bit4)	Program status	Terminated in error	Terminated normally
SR3 (bit3)	Block status after program	Terminated in error	Terminated normally
SR2 (bit2)	Reserved	-	-
SR1 (bit1)	Reserved	-	-
SR0 (bit0)	Reserved	-	-

**Write State Machine (WSM) Status (SR7)**

The write status machine (WSM) status indicates the operating status of the flash memory. When power is turned on, it is set to "1" (ready). The bit is set to "0" (busy) during an auto write- or an auto erase operation, but it is set back to "1" when the operation ends.

**Erase Status (SR5)**

The erase status reports the operating status of the auto erase operation. It is set to "1" if an erase error occurs. When the erase status is cleared, it is set to "0".

**Program Status (SR4)**

The program status reports the operating status of the auto write operation. It is set to "1" if a write error occurs. When the program status is cleared, it is set to "0".

Standard Serial I/O Mode


**Program Status After Program (SR3)**

If excessive data are written (phenomenon whereby the memory cell becomes depressed which results in data not being read correctly), the block status after-program is set to "1" at the end of the page write operation. In other words, when writing ends successfully, "80<sub>16</sub>" is output; when writing fails, "90<sub>16</sub>" is output; and when excessive data are written, "88<sub>16</sub>" is output.

If "1" is written for any of SR5-, SR4- or SR3 bits, the page program-, block erase-, erase all unlocked blocks- and lock bit program commands are not accepted. Before executing these commands, execute the clear status register command (50<sub>16</sub>) and clear the status register.

Also in the following cases, both SR4 and SR5 are set to "1" (command sequence error).

- (1) If data other than "D0<sub>16</sub>" or "FF<sub>16</sub>" are input for the second bus cycle data of the lock bit program command (77<sub>16</sub>/D0<sub>16</sub>).
- (2) If data other than "D0<sub>16</sub>" or "FF<sub>16</sub>" are input for the second bus cycle data of the block erase command (20<sub>16</sub>/D0<sub>16</sub>).
- (3) If data other than "D0<sub>16</sub>" or "FF<sub>16</sub>" are input for the second bus cycle data of the erase all unlocked blocks command (A7<sub>16</sub>/D0<sub>16</sub>). However, inputting "FF<sub>16</sub>" engages the read array mode and cancels the setup command in the first bus cycle.



**Figure 25-17. Blocks in the user area**

## Standard Serial I/O Mode

**Status Register 1 (SRD1)**

The status register 1 indicates status of serial communication, results of ID checks and those of check sum comparisons. It can be read after the SRD by writing the read status register command (70<sub>16</sub>). Also, status register 1 is cleared by writing the clear status register command (50<sub>16</sub>).

Table 25-4 gives the definition of each status register bit. "00<sub>16</sub>" is output when power is turned on and the flag status is maintained even after the reset.

**Table 25-3. Status register 1 (SRD 1)**

SRD1 bits	Status name	Definition	
		"1"	"0"
SR15 (bit7)	Boot update completed bit	-	-
SR14 (bit6)	Reserved	-	-
SR13 (bit5)	Reserved	-	-
SR12 (bit4)	Checksum match bit	Match	Mismatch
SR11 (bit3) SR10 (bit2)	ID check completed bits	00 Not verified 01 Verification mismatch 10 Reserved 11 Verified	
SR9 (bit1)	Data receive time out	Time out	Normal operation
SR8 (bit0)	Reserved		-

**Block Update Completed Bit (SR15)**

This flag indicates whether or not the control program was downloaded to the RAM, using the download function.

**Check Sum Consistency Bit (SR12)**

This flag indicates whether or not the check sum matches when a program is downloaded for execution using the download function.

**ID Check Completed Bits (SR11 and SR 10)**

These flags indicate the result of ID checks. Some commands cannot be accepted without an ID check.


**Data Reception Time Out (SR9)**

This flag indicates when a time out error is generated during data reception. If this flag is attached during data reception, the received data is discarded and the microcomputer returns to the command wait state.

## Standard Serial I/O Mode

**Full Status Check**

Results of executed erase- and program operations can be known by running a full status check. Figure 25-18 shows a flowchart of the full status check and explains how to remedy errors which may occur.




**Figure 25-18. Full status check flowchart and remedial procedure for errors**

## Standard Serial I/O Mode

**Example Circuit Application for The Standard Serial I/O Mode**

The figure below shows a circuit application for the standard serial I/O mode. Control pins may vary according to programmer, therefore see the programmer manual for more information.



**Figure 25-19. Example circuit application for the standard serial I/O mode**

Under  
development

Preliminary Specifications REV.B

Specifications in this manual are tentative and subject to change.

Mitsubishi microcomputers

**M16C / 6N Group**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

## Standard Serial I/O Mode

---

MITSUBISHI SEMICONDUCTORS  
M16C/6N Group DATA SHEET REV.B

Second Edition March1999

Edited by  
Committee of editing of Mitsubishi Semiconductor DATA SHEET

Published by  
Mitsubishi Electric Corp., Kitaitami Works

This book, or parts thereof, may not be reproduced in any form without  
permission of Mitsubishi Electric Corporation.

©1998 MITSUBISHI ELECTRIC CORPORATION