www.ti.com

### 256-TAPS DUAL CHANNEL DIGITAL POTENTIOMETER WITH NON-VOLATILE MEMORY

Check for Samples: TPL0102


#### **FEATURES**

- Dual Channel, 256-Position Resolution
- Non-volatile Memory Stores Wiper Settings
- 2mm x 2mm, 14-pin MicroQFN or 14-pin TSSOP Packages
- 100 kΩ End-to-End Resistance (TPL0102-100)
- Fast Power-up Response Time to Wiper Setting: <100µs</li>
- ±0.5 LSB INL, ±0.25 LSB DNL (Voltage-Divider Mode)
- 4 ppm/°C Ratiometric Temperature Coefficient
- I<sup>2</sup>C-compatible Serial Interface
- 2.7 V to 5.5 V Single-Supply Operation
- ±2.25 V to ±2.75 V Dual-Supply Operation
- Operating Temperature Range From -40°C to +85°C
- ESD Performance Tested Per JESD 22
  - 2000-V Human Body Model (A114-B, Class II)

#### **APPLICATIONS**

- Adjustable Gain Amplifiers and Offset Trimming
- Adjustable Power Supplies
- Precision Calibration of Set Point Thresholds
- Sensor Trimming and Calibration
- Mechanical Potentiometer Replacement

#### MicroQFN - RUC PACKAGE (TOP VIEW) VDD A0 13 12 Α1 11 **GND** ΙΑ 10 SCL WA SDA HB 8 VSS ΙR WB A2



### **DESCRIPTION**

The TPL0102 is a two channel, linear-taper digital potentiometer with 256 wiper positions. Each potentiometer can be used as a three-terminal potentiometer or as a two-terminal rheostat. The TPL0102-100 has an end-to-end resistance of  $100k\Omega$ .

The TPL0102 has non-volatile memory (EEPROM) which can be used to store the wiper position. The internal registers of the TPL0102 can be accessed using the I<sup>2</sup>C interface.

The TPL0102 is available in a 14-pin MicroQFN and 14-pin TSSOP package with a specified temperature range of -40°C to +85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **ORDERING INFORMATION**


T <sub>A</sub>	PACKAGE <sup>(1)</sup> (2)		ORDERABLE PART NUMBER	TOP-SIDE MARKING
40°C to 05°C	TSSOP – PW	Tana and saal	TPL0102-100PWR	EL-100
–40°C to 85°C	MicroQFN-RUC	Tape and reel	TPL0102-100RUCR	6N

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

**Table 1. Summary of Features** 

Feature	TPL0102-100
# of Potentiometers	2
Digital Interface	I <sup>2</sup> C
Steps	256
Wiper Memory	Non-Volatile
Taper	Linear
End-to-end Resistance	100kΩ
End-to-end Resistance Tolerance	20%
Wiper Resistance	25 Ω (typ)
Smallest Package Size	MicroQFN (RUC): 4 mm <sup>2</sup>


#### **FUNCTIONAL BLOCK DIAGRAM**






#### **DIGITAL POTENTIOMETER CONFIGURATIONS**

### **VOLTAGE DIVIDER MODE**



### RHEOSTAT MODE A



### RHEOSTAT MODE B




Figure 1. DPOT Configurations

Copyright © 2011, Texas Instruments Incorporated



### **Table 2. PIN DESCRIPTION TABLE**

14 RUC/14 PW	PIN NAME	TYPE	DESCRIPTION
1	HA	I/O	High terminal of Potentiometer A
2	LA	I/O	Low terminal of Potentiometer A
3	WA	I/O	Wiper terminal of Potentiometer A
4	HB	I/O	High terminal of Potentiometer B
5	LB	I/O	Low terminal of Potentiometer B
6	WB	I/O	Wiper terminal of Potentiometer B
7	A2	Input	Address Bit 2
8	VSS	Power	Negative or GND Power Supply Pin
9	SDA	I/O	I <sup>2</sup> C Data I/O
10	SCL	Input	I <sup>2</sup> C Clock Input
11	GND	Ground	Ground
12	A1	Input Address Bit 1	
13	A0	Input	Address Bit 0
14	VDD	Power	Positive Power Supply Pin



## ABSOLUTE MAXIMUM RATINGS(1)(2)(3)

			MIN	MAX	UNIT
V <sub>DD</sub> to GND			-0.3	7	V
V <sub>SS</sub> to GND	Supply voltage range	-7	0.3	V	
$V_{DD}$ to $V_{SS}$			7	V	
$V_H$ , $V_L$ , $V_W$	Voltage at resistor terminals	$V_{SS} - 0.3$	$V_{DD} + 0.3$	V	
VI	Digital input voltage range			$V_{DD} + 0.3$	V
	Pulse Current			±20	mA
$I_H$ , $I_L$ , $I_W$	Continuous Current			±2	mA
Δ	Dockage thermal impedance (4)	PW package		88	°CW
$\theta_{JA}$	Package thermal impedance (4)	RUC package		216.7	Cvv
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

Copyright © 2011, Texas Instruments Incorporated

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

All voltages are with respect to ground, unless otherwise specified.

The package thermal impedance is calculated in accordance with JESD 51-7.



#### **ELECTRICAL CHARACTERISTICS**

 $V_{DD}$  = 2.7V to 5.5V,  $V_{SS}$  = 0V,  $V_{H}$ =  $V_{DD}$ ,  $V_{L}$ = GND,  $T_{A}$  =  $-40^{\circ}$ C to 85°C (unless otherwise noted). Typical values are at  $V_{DD}$ = 5V,  $T_{A}$  = 25°C (unless otherwise noted).

P	ARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
R <sub>TOT</sub>	End-to-end Resistance (Between H and L Terminals)	TPL0102-100			80	100	120	kΩ
R <sub>H</sub> , R <sub>L</sub>	Terminal resistance					60	200	Ω
R <sub>W</sub>	Wiper resistance					25	100	Ω
C <sub>H</sub> , C <sub>L</sub> <sup>(1)(2)</sup>	Terminal capacitance					22		pF
C <sub>W</sub> <sup>(1)(2)</sup>	Wiper capacitance					16		рF
I <sub>LKG</sub>	Terminal Leakage Current	$V_H = V_{SS}$ to $V_{DD}$ , $V_L =$ Floating OR $V_L = V_{SS}$ to $V_{DD}$ , $V_H =$ Floating			0.1	1	μΑ	
TC <sub>R</sub>	Resistance temperature coefficient	Input Code = 0x80h				92		ppm/°C
R <sub>TOT,MATCH</sub>	Channel-to-channel resistance match					0.1		%
Voltage Divide	er Mode							
INL <sup>(3)(4)</sup>	Integral non-linearity				-0.5		0.5	LSB
DNL <sup>(3)(5)</sup>	Differential non-linearity				-0.25		0.25	LSB
ZS <sub>ERROR</sub> (6) (7)	Zero-scale error				0	0.1	2	LSB
FS <sub>ERROR</sub> (6)(8)	Full-scale error				-2	-0.1	0	LSB
V <sub>MATCH</sub> <sup>(6)(9)</sup>	Channel-to-Channel matching	Wiper at the same tap position, sand same voltage at all L termina		oltage at all H	-2		2	LSB
TC <sub>V</sub>	Ratiometric temperature coefficient	Wiper set at mid-scale				4		ppm/°C
BW	Bandwidth	TPL0102-100		Wiper set at mid-scale $C_{LOAD} = 10 \text{ pF}$		229		kHz
T <sub>SW</sub>	Wiper setting time	TPL0102-100			3.6		μS	
THD	Total harmonic distortion	$V_H$ = 1 $V_{RMS}$ at 1 kHz, $V_L$ = ( $V_{DD}$ - $V_{SS}$ )/2, Measurement at W		TPL0102-100		0.03		%
X <sub>TALK</sub>	Cross talk	f <sub>H</sub> = 1 kHz, V <sub>L</sub> = GND, Measurement at W			-82		dB	

(1) Terminal and Wiper Capacitance extracted from self admittance of three port network measurement

$$Y_{ii} = \frac{I_i}{V_i} \Big|_{V_k = 0 \text{ for } k \neq i}$$

(2) Digital Potentiometer Macromodel



- LSB = (V<sub>MEAS[code 255]</sub> V<sub>MEAS[code 0]</sub>) / 255 INL = ((V<sub>MEAS[code x]</sub> V<sub>MEAS[code 0]</sub>) / LSB) [code x] DNL = ((V<sub>MEAS[code x]</sub> V<sub>MEAS[code x-1]</sub>) / LSB) 1 IDEAL\_LSB = (V<sub>H</sub>-V<sub>L</sub>) / 256
- (5)
- (6)

- (7) ZSERROR = V<sub>MEAS[code 0]</sub> / IDEAL\_LSB (8) FS<sub>ERROR</sub> = [(V<sub>MEAS[code 255]</sub> (V<sub>H</sub>-V<sub>L</sub>)) / IDEAL\_LSB] + 1 (9) V<sub>MATCH</sub> = (V<sub>MEAS</sub> A[code x] V<sub>MEAS</sub> B[code x]) / IDEAL\_LSB



### **ELECTRICAL CHARACTERISTICS (continued)**

 $V_{DD}$  = 2.7V to 5.5V,  $V_{SS}$  = 0V,  $V_{H}$ =  $V_{DD}$ ,  $V_{L}$ = GND,  $T_{A}$  =  $-40^{\circ}$ C to 85°C (unless otherwise noted). Typical values are at  $V_{DD}$ = 5V,  $T_{A}$  = 25°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
RHEOSTAT MO	RHEOSTAT MODE (Measurements between W and L with H not connected, or between W and I						
RINL <sup>(10)(11)</sup>	Integral non-linearity			-1		1	LSB
RDNL <sup>(10)</sup> (12)	Differential non-linearity			-0.5		0.5	LSB
R <sub>OFFSET</sub> (13) (14)	Offset			0	0.2	2	LSB
R <sub>MATCH</sub> (13) (15)	Channel-to-Channel matching			-2		2	LSB
RBW	Bandwidth	Code = 0x00h, L Floating, Input applied to W, Measure at H, C <sub>LOAD</sub> = 10 pF	TPL0102-100		54		kHz

- $\begin{array}{ll} \text{(10)} & \text{RLSB} = \left( R_{\text{MEAS[code 255]}} R_{\text{MEAS[code 0]}} \right) / 255 \\ \text{(11)} & \text{RINL} = \left( \left( R_{\text{MEAS[code x]}} R_{\text{MEAS[code 0]}} \right) / \text{RLSB} \right) \left[ \text{code x} \right] \\ \text{(12)} & \text{RDNL} = \left( \left( R_{\text{MEAS[code x]}} R_{\text{MEAS[code x-1]}} \right) / \text{RLSB} \right) 1 \\ \text{(13)} & \text{IDEAL\_RLSB} = R_{\text{TOT}} / 256 \\ \text{(14)} & R_{\text{OFFSET}} = R_{\text{MEAS[code 0]}} / \text{IDEAL\_RLSB} \\ \text{(15)} & R_{\text{MATCH}} = \left( R_{\text{MEAS\_A[code x]}} R_{\text{MEAS\_B[code x]}} \right) / \text{IDEAL\_RLSB} \\ \end{array}$

### **OPERATING CHARACTERISTICS**

 $V_{DD}$  = 2.7V to 5.5V,  $V_{SS}$  = 0V,  $V_{H}$  =  $V_{DD}$ ,  $V_{L}$  = GND,  $T_{A}$ =  $-40^{\circ}$ C to  $85^{\circ}$ C (unless otherwise noted). Typical values are at  $V_{DD}$  = 5V,  $T_A = 25$ °C (unless otherwise noted).

PARAMETER		TEST CONDITIONS MIN		TYP	MAX	UNIT
I <sub>DD(STBY)</sub>	V <sub>DD</sub> standby current	V <sub>DD</sub> = 2.75 V, V <sub>SS</sub> = -2.75, I <sup>2</sup> C interface in standby mode		0.2	1	μΑ
I <sub>SS(STBY)</sub>	V <sub>SS</sub> standby current	$V_{DD} = 2.75 \text{ V}, V_{SS} = -2.75,$ $I^2C$ interface in standby mode	-1	-0.2		μΑ
I <sub>DD(SHUTDOWN)</sub>	V <sub>DD</sub> shutdown current	$V_{DD} = 2.75 \text{ V}, V_{SS} = -2.75,$ $I^2C$ interface in standby mode		0.2	1	μΑ
I <sub>SS(SHUTDOWN)</sub>	V <sub>SS</sub> shutdown current	$V_{DD} = 2.75 \text{ V}, V_{SS} = -2.75,$ $I^2C$ interface in standby mode	-1	-0.2		μΑ
I <sub>DD</sub>	V <sub>DD</sub> current during non-volatile write	$V_{DD} = 2.75 \text{ V}, V_{SS} = -2.75$		200	μΑ	
I <sub>SS</sub>	V <sub>SS</sub> current during non-volatile write	V <sub>DD</sub> = 2.75 V, V <sub>SS</sub> = -2.75	-200			μΑ
I <sub>LKG-DIG</sub>	Digital pins leakage current (A0, A1, A2, SDA, and SCL)		-1		1	μΑ
V <sub>POR</sub>	Power-on recall voltage	Minimum V <sub>DD</sub> at which memory recall occurs		2		V
EEPROM Spec	ification		<del>.</del>	<del>.</del>	*	
	EEPROM endurance			100,000		Cycles
	EEPROM retention	T <sub>A</sub> = 85°C		100		Years
t <sub>WC</sub>	Non-volatile write cycle time			20		ms
Wiper Timing C	Characteristics					
t <sub>WRT</sub>	Wiper response time	SCL falling edge of last bit of wiper data byte to wiper new position		600		ns
t <sub>SHUTDOWNREC</sub>	Wiper position recall time from shut-down mode	SCL falling edge of last bit of ACR data byte to wiper stored position and H connection		800		ns
t <sub>D</sub>	Power-up delay	V <sub>DD</sub> above V <sub>POR</sub> , to wiper initial value register recall completed, and I <sup>2</sup> C interface in standby mode		35	100	μs
C <sub>IN</sub>	Pin capacitance	A0, A1, A2, SDA SCL pins		7		pF

Product Folder Link(s): TPL0102



### **OPERATING CHARACTERISTICS (continued)**

 $V_{DD}$  = 2.7V to 5.5V,  $V_{SS}$  = 0V,  $V_{H}$  =  $V_{DD}$ ,  $V_{L}$  = GND,  $T_{A}$ = -40°C to 85°C (unless otherwise noted). Typical values are at  $V_{DD}$  = 5V,  $T_{A}$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
I <sup>2</sup> C Interface Specifications							
V <sub>IH</sub>	Input high voltage		0.7 x V <sub>DD</sub>		5.5	V	
V <sub>IL</sub>	Input low voltage		0		0.3 x V <sub>DD</sub>	V	
V <sub>OL</sub>	Output low voltage	SDA pin, I <sub>OL</sub> = 4 mA			0.4	V	
C <sub>IN</sub>	Pin capacitance	A0, A1, A2, SDA SCL pins		7		pF	

#### **TIMING REQUIREMENTS**

 $V_{DD}$  = 2.7V to 5.5V,  $V_{SS}$  = 0V,  $V_{H}$  =  $V_{DD}$ ,  $V_{L}$  = GND,  $T_{A}$  = -40°C to 85°C (unless otherwise noted). Typical values are at  $V_{DD}$  = 5V,  $T_{A}$  = 25°C (unless otherwise noted).

		STANDAF MODE I <sup>2</sup> C I		FAST MODE I <sup>2</sup> C BUS		UNIT
		MIN	MAX	MIN	MAX	
I <sup>2</sup> C Interfa	ace Timing Requirements			I		
f <sub>SCL</sub>	I <sup>2</sup> C clock frequency	0	100	0	400	kHz
t <sub>SCH</sub>	I <sup>2</sup> C clock high time	4		0.6		μs
t <sub>SCL</sub>	I <sup>2</sup> C clock low time	4.7		1.3		μs
tsp	I <sup>2</sup> C spike time	0	50	0	50	ns
t <sub>SDS</sub>	I <sup>2</sup> C serial data setup time	250		100		ns
t <sub>SDH</sub>	I <sup>2</sup> C serial data hold time	0		0		ns
t <sub>ICR</sub>	I <sup>2</sup> C input rise time		1000	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>ICF</sub>	I <sup>2</sup> C input fall time		300	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>ICF</sub>	I <sup>2</sup> C output fall time, 10 pF to 400 pF bus		300	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>BUF</sub>	I <sup>2</sup> C bus free time between stop and start	4.7		1.3		μs
t <sub>STS</sub>	I <sup>2</sup> C start or repeater start conditions setup time	4.7		1.3		μs
t <sub>STH</sub>	I <sup>2</sup> C start or repeater start condition hold time	4		0.6		μs
t <sub>SPS</sub>	I <sup>2</sup> C stop condition setup time	4		0.6		μs
t <sub>VD(DATA)</sub>	Valid data time, SCL low to SDA output valid		1		1	μs
t <sub>VD(DATA)</sub>	Valid data time of ACK condition, ACK signal from SCL low to SDA (out) low		1		1	μs

<sup>(1)</sup> C<sub>b</sub> = total capacitance of one bus line in pF



#### **REGISTER DESCRIPTION**

### **Slave Address**

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 2	Bit 0 (LSB)
1	0	1	0	A2	A1	A0	R/W

## **TPL0102 Register Map**

REGISTER ADDRESS (HEX)	NON-VOLATILE	VOLATILE
0	IVRA	WRA
1	IVRB	WRB
2	General purpose	N/A
3	General purpose	N/A
4	General purpose	N/A
5	General purpose	N/A
6	General purpose	N/A
7	General purpose	N/A
8	General purpose	N/A
9	General purpose	N/A
A	General purpose	N/A
В	General purpose	N/A
С	General purpose	N/A
E	General purpose N/A	
D	D General purpose N/A	
F	Reser	ved
10	N/A	ACR

## IVRA (Initial Value Register for Potentiometer A)

Register Address: 00H

Factory Programmed Value: 80HType: Non-volatile Write/Read

NAME	SIZE (BITS)	DESCRIPTION
IVRA	8	Non-volatile register to store wiper position for potentiometer A

### WRA (Wiper Resistance Register for Potentiometer A)

Register Address: 00HReset Value: Same as IVRAType: Volatile Write/Read

NAME	SIZE (BITS)	DESCRIPTION
WRA	8	Volatile register to change wiper position for potentiometer A

Product Folder Link(s): TPL0102



### **IVRB** (Initial Value Register for Potentiometer B)

Register Address: 01H

Factory Programmed Value: 80HType: Non-volatile Write/Read

NAME	SIZE (BITS)	DESCRIPTION
IVRB	8	Non-volatile register to store wiper position for potentiometer B

### WRB (Wiper Resistance Register for Potentiometer B)

Register Address: 01H

Reset Value: Same as IVRBType: Volatile Write/Read

NAME	SIZE (BITS)	DESCRIPTION
WRB	8	Volatile register to change wiper position for potentiometer B

### **ACR (Access Control Register)**

Register Address: 00HReset Value: 40H

• Type: Non-volatile Write/Read

NAME	SIZE (BITS)	DESCRIPTION							
IVRA	8		Non-volatile register to store wiper position for potentiometer A						
A C D	0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ACR	8	VOL	SHDN	WIP	0	0	0	0	0
Defaul	It Value	0	1	0	0	0	0	0	0

NAME	SIZE (BITS)	DESCRIPTION				
VOL	1	0: Non-volatile registers (IVRA, IVRB) are accessible. Value written to IVRi register is also written to the corresponding WRi.				
		1: Only Volatile Registers (WRi) are accessible.				
SHDN	1	0: Shut-down mode is enabled. Potentiometers are in shut-down mode. (see Figure 2)				
		1: Shut-down mode is disabled				
WID (Dood only	1	0: Non-volatile write operation is not in progress				
WIP (Read-only bit)		1: Non-volatile write operation is in progress (it is not possible to write to the WRi or ACR while WIP = 1)				

Product Folder Link(s): TPL0102






Figure 2. Potentiometer in Shut-Down Mode



#### PRINCIPLES OF OPERATION

The TPL0102 is a two channel, linear-taper digital potentiometer with 256 wiper positions. Each potentiometer can be used as a three-terminal potentiometer or as a two-terminal rheostat. The TPL0102-100 has an end-to-end resistance of  $100k\Omega$ .

The TPL0102 has non-volatile memory (EEPROM) which can be used to store the wiper position. When the device is powered down, the last value stored in the IVR register will be maintained in the non-volatile memory. When power is restored, the contents of the IVR register are recalled and loaded into the corresponding WR register to set the wipers to the initial position. The internal registers of the TPL0102 can be accessed using the  $I^2C$  interface.

The position of the wiper terminal is controlled by the value in the WR 8-bit register. When the WR contains all zeroes, the wiper terminal W is closest to its L (Low) terminal. As the value of the WR increases from all zeroes to all ones (255 decimal), the wiper moves monotonically from the position closest to L to the position closest to H. At the same time, the resistance between W and L increases monotonically, whereas the resistance between W and H decreases monotonically.

### **Potentiometer Pin Description**

#### HA,HB,LA,LB

The high (HA, HB) and low (LA, LB) terminals of the TPL0102 are equivalent to the fixed terminals of a mechanical potentiometer. The H and L terminals do not have any polarity restrictions, i.e. H can be at a higher voltage than L, or L can be at a higher voltage than H. The WA and WB terminals are the wipers and equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper is set using the WR register. With the WR register set to 255 decimal, the wiper is closest to the H terminal, and with the WR register set to 0, the wiper is closest to the L terminal.

#### SDA, SCL

SDA is a bi-directional serial data input/output pin for I<sup>2</sup>C communication. SDA is an open drain output and requires an external pull-up resistor.

SCL is the serial clock input for I<sup>2</sup>C communication. SCL requires an external pull-up resistor.

#### A0, A1, A2

These inputs are used to set the last three bits of the  $I^2C$  address of the device. By using different values for A0, A1, A2, up to eight TPL0102 devices can be used on the same  $I^2C$  bus.



### I<sup>2</sup>C Interface



## I<sup>2</sup>C Write to A Register






Figure 3. I<sup>2</sup>C Interface



Following is a sample sequence to set wipers of both potentiometers at mid-scale. Assume A0, A1, and A2 are zero and device has just been powered up.



Method 1: First Write 0x80 to IVRA and then write 0x80 to IVRB Register



Method 2: Perform a multi byte write to IVRA and IVRB Register




Figure 4. I<sup>2</sup>C Interface Example



#### Standard I<sup>2</sup>C Interface Details

The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply via a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I<sup>2</sup>C communication with this device is initiated by the master sending a start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 5). After the start condition, the device address byte is sent, MSB first, including the data direction bit (R/W). This device does not respond to the general call address. After receiving the valid address byte, this device responds with an ACK, a low on the SDA input/output during the high of the ACK-related clock pulse




Figure 5. Definition of Start and Stop Conditions

The data byte follows the address ACK. The R/W bit is kept low for transfer from the master to the slave. The data byte is followed by an ACK sent from this device. Data are output only if complete bytes are received and acknowledged. The output data is valid at time (tpv) after the low-to-high transition of SCL, during the clock cycle for the ACK. On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (start or stop) (see Figure 6).




Figure 6. Bit Transfer

A stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 5).

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit.

A slave receiver that is addressed must generate an ACK after the reception of each byte. The device that acknowledges has to pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 7). Setup and hold times must be taken into account.

Copyright © 2011, Texas Instruments Incorporated






Figure 7. Acknowledgment on the I<sup>2</sup>C Bus



### PACKAGE OPTION ADDENDUM

4-Apr-2011

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPL0102-100PWR	PREVIEW	TSSOP	PW	14	2000	TBD	Call TI	Call TI	
TPL0102-100RUCR	ACTIVE	QFN	RUC	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 28-Mar-2011


### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPL0102-100RUCR	QFN	RUC	14	3000	180.0	8.4	2.3	2.3	0.55	4.0	8.0	Q2

www.ti.com 28-Mar-2011



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPL0102-100RUCR	QFN	RUC	14	3000	202.0	201.0	28.0

PW (R-PDSO-G14)

### PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)


## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.






NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- В. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-lead) package configuration.D. This package complies to JEDEC MO-288 variation X2GFE.



## RUC (S-PX2QFN-N14)

### PLASTIC QUAD FLATPACK NO-LEAD



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com

**TI E2E Community Home Page**