Features

- High performance ULC family suitable for large-sized CPLDs and FPGAs
- From 40K gates up to 780K gates supported
- Pin counts to over 976 pins
- Any pin-out matched due to limited number of dedicated pads
- Full range of packages: DIP, SOIC, LCC/PLCC, PQFP/TQFP, BGA, PGA/PPGA
- Low quiescent current: 0.3 nA/gate
- Available in Commercial, Industrial, and Military grades
- 0.35 μm Drawn CMOS, 3 and 4 Metal Layers
- Library Optimised for Synthesis, Floor Plan & Automatic Test Pattern Generation (ATPG)
- High Speed Performances:
 - 150 ps Typical Gate Delay @3.3V
 - Typical 600 MHz Toggle Frequency @3.3V
 - Typical 360 MHz Toggle Frequency @2.5V
- High System Frequency Skew Control:
 Clock Tree Synthesis Software
- Low Power Consumption:
 - 0.25 μW/Gate/ MHz @3.3V
 - 0.18 µW/Gate/ MHz @2.5V
- Power on Reset
- Standard 2, 4, 6, 8,10, 12 and 18mA I/Os
- CMOS/TTL/PCI Interface
- ESD (2 kV) and Latch-up Protected I/O
- High Noise & EMC Immunity:
 - I/O with Slew Rate Control
 - Internal Decoupling
 - Signal Filtering between Periphery & Core

Description

The UA1 series of ULCs is well suited for conversion of large sized CPLDs and FPGAs on applications which do not require large memories (see UA1E datasheet for application with memories) .Typically, ULC die size is 50% smaller than the equivalent FPGA die size.

Devices are implemented in high-performance CMOS technology with $0.35\mu m$ (drawn) channel lengths, and are capable of supporting flip-flop toggle rates of 200 MHz at 3.3V and 180 MHz at 2.5V, and input to output delays as fast as 150ps at 3.3V. The architecture of the UA1 series allows for efficient conversion of many PLD architecture and FPGA device types with higher IO count.

Conversion to the UA1 series of ULC can provide a significant reduction in operating power when compared to the original PLD or FPGA. This is especially true when compared to many PLD and CPLD architecture devices, which typically consume 100mA or more even when not being clocked. The UA1 series has a very low standby consumption of 0.3nA/gate typically commercial temperature, which would yield a standby current of 42μ A on a 144,000 gates design. Operating consumption is a strict function of clock frequency, which typically results in a power reduction of 50% to 90% depending on the device being compared.

The UA1 series provides several options for output buffers, including a variety of drive levels up to 18mA. Schmitt trigger inputs are also an option. A number of techniques are used for improved noise immunity and reduced EMC emissions, including: several independent power supply busses and internal decoupling for isolation; slew rate limited outputs are also available if required.



0.35 µm ULC Series

UA1

4327E-ULC-04/08





The UA1 series is designed to allow conversion of high performance 3.3V devices as well as 2.5V devices. Support of mixed supply conversions is also possible, allowing optimal trade–offs between speed and power consumption.

Architecture

The basic element of the UA1 family is called a cell. One cell can typically implement between one to four FPGA gates. Cells are located contiguously through out the core of the device, with routing resources provided in three to four metal layers above the cells. Some cell blockage does occur due to routing, and utilization will be significantly greater with three metal routing than two. The sizes listed in the Product Outline are estimated usable amounts using three metal layers. I/O cells are provided at each pad, and may be configured as inputs, outputs, I/Os, V_{DD} or V_{SS} as required to match any FPGA or PLD pinout.

In order to improve noise immunity within the device, separate V_{DD} and V_{SS} busses are provided for the internal cells and the I/O cells.

I/O buffer interfacing

I/O Flexibility

All I/O buffers may be configured as input, output, bi-directional, oscillator or supply. A level translator could be located close to each buffer.

I/O Options

Inputs

Each input can be programmed as TTL, CMOS, or Schmitt Trigger, with or without a pull up or pull down resistor.

Fast Output Buffer

Fast output buffers are able to source or sink 2 to 18mA at 3.3V according to the chosen option. 36mA achievable, using 2 pads.

Slew Rate Controlled Output Buffer

In this mode, the p– and n–output transistors commands are delayed, so that they are never set "ON" simultaneously, resulting in a low switching current and low noise. These buffers are dedicated to very high load drive.

2.5V Compatibility

The UA1 series of ULC's is fully capable of supporting high–performance operation at 2.5V or 3.3V. The performance specifications of any given ULC design however, must be explicitly specified as 2.5V, 3.3V or both.

Power Supply and Noise Protection

The speed and density of the UA1 technology cause large switching current spikes, for example when:

- 16 high current output buffers switch simultaneously, or
- 10% of the 700 000 gates are switching within a window of 1ns.

Sharp edges and high currents cause some parasitic elements in the packaging to become significant. In this frequency range, the package inductance and series resistance should be taken into account. It is known that an inductor slows down the setting time of the current and causes voltage drops on the power supply lines. These drops can affect the behavior of the circuit itself or disturb the external application (ground bounce).

In order to improve the noise immunity of the UA1 core matrix, several mechanisms have been implemented inside the UA1 arrays. Two types of protection have been added: one to limit the I/O buffer switching noise and the other to protect the I/O buffers against the switching noise coming from the matrix.





I/O buffers switching protection

Three features are implemented to limit the noise generated by the switching current:

- The power supplies of the input and output buffers are separated.
- The rise and fall times of the output buffers can be controlled by an internal regulator.
- A design rule concerning the number of buffers connected on the same power supply line has been imposed.

Matrix switching current protection

This noise disturbance is caused by a large number of gates switching simultaneously. To allow this without impacting the functionality of the circuit, three new features have been added:

- Decoupling capacitors are integrated directly on the silicon to reduce the power supply drop.
- A power supply network has been implemented in the matrix. This solution reduces the number of parasitic elements such as inductance and resistance and constitutes an artificial V_{DD} and Ground plane. One mesh of the network supplies approximately 150 cells.
- A low pass filter has been added between the matrix and the input to the output buffer. This
 limits the transmission of the noise coming from the ground or the V_{DD} supply of the matrix to
 the external world via the output buffers.

Absolute Maximum Ratings⁽¹⁾

Max SupplyVoltage (V _{DD})	4.0V
Max SupplyVoltage (V _{DD5})	6.0V
Input Voltage (V _{IN})	V _{DD} + 0.5V
Input Voltage 5V Tolerant/Compliant	V _{DD5} + 0.5V
Storage Temperature	65° to 150°C
Operating Ambient Temperature	55° to 125°C

Note: 1. Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability. This value is based on the maximum allowable die temperature and the thermal resistance of

This value is based on the maximum allowable die temperature and the thermal resistance of the package.

Recommended Operating Range

V_{DD} or 3.3V $\pm5\%$	2.5V ±5%
V _{DD5}	5V ± 5%
Operating Temperature	
Commercial	0° to 70°C
Industrial	40° to 85°C
Military	55° to 125°C

DC Characteristics

2.5V Supply for Core and Periphery

Symbol	Parameter	Buffer	Min	Тур	Max	Unit	Conditions
TA	Operating Temperature	All	-40		+85	°C	
VDD	SupplyVoltage	All	2.3	2.5	2.7	V	
Ін	High level input current	CMOS			10	μΑ	VIN = VDD, VDD = VDD(max)
		PCI			10		
١L	Low Level input current	CMOS	-10			μΑ	VIN = VSS,VDD = VDD (max)
		PCI					
loz	High-Impedance State Output Current	All	-10		10	μΑ	ViN = Vod or Vss, Vod = Vod (max), No Pull-up
los	Output short-circuit current	PO11		9		mA	Vout = Vdd,Vdd = Vdd (max) Vout = Vss,Vdd = Vdd (max)
		PO11		6			
Vін	High-level InputVoltage	CMOS	0.7Vdd			V	
		PCI	0.475Vdd				
		CMOS Schmitt	0.7Vdd	1.5			
Vı∟	Low-Level InputVoltage	CMOS			0.3Vdd	V	
		PCI			0.325Vdd		
		CMOS Schmitt		1.0	0.3Vdd		
Vhys	Hysteresis	CMOS Schmitt		0.5		V	
Vон	High-Level output voltage	PO11	0.7Vdd			V	IOH = 1.4mA,VDD = VDD (min) IOH = -500µA
		PCI	0.9Vdd				
Vol	Low-Level output voltage	PO11			0.4	V	IOL = 1.4mA,VDD = VDD (min) IOL = 1.5mA
		PCI			0.1Vdd		





3.3V Supply for Core and Periphery

Symbol	Parameter	Buffer	Min	Тур	Max	Unit	Conditions
TA	Operating Temperature	All	-40		+85	C°	
V _{DD}	SupplyVoltage	All	3.0	3.3	3.6	V	
Ін	High level input current	CMOS			10	μA	VIN = VDD, VDD = VDD(max)
		PCI			10		
lı∟	Low Level input current	CMOS	-10			μA	VIN = VSS,VDD = VDD(max)
		PCI					
loz	High-Impedance State Output Current	All	-10		10	μΑ	VIN = VDD or Vss, VDD = VDD (max), No Pull-up
los	Output short-circuit current	PO11		14		mA	Vout = Vdd,Vdd = Vdd (max) Vout = Vss,Vdd = Vdd (max)
		PO11		-9			
Vін	High-level InputVoltage	CMOS, LVTTL	2.0			V	
		PCI	0.475Vdd				
		CMOS Schmitt	2.0	1.7			
VIL	Low-Level InputVoltage	CMOS			0.8	V	
		PCI			0.325Vdd		
		CMOS/TTL-level Schmitt		1.1	0.8		
Vhys	Hysteresis	TTL-level Schmitt		0.6		V	
Vон	High-Level output voltage	PO11	0.7Vdd			V	Iон = 2mA,VDD = VDD (min) Iон = -500µA
		PCI	0.9Vdd				
Vol	Low-Level output voltage	PO11			0.4	V	IOL = 2mA ,VDD = VDD (min) IOL = 1.5mA
		PCI			0.1Vdd		

3.3V or 5V Supply for Periphery, 3.3V for Core

Symbol	Parameter	Buffer	Min	Тур	Max	Unit	Conditions
ТА	Operating Temperature	All	-55		+125	°C	
Vdd	SupplyVoltage	5V Tolerant	3.0	3.3	3.6	V	
Vdd5	SupplyVoltage	5V Compliant	4.5	5.0	5.5	V	
Ін	High level input current	CMOS			10	μA	VIN = VDD, VDD = VDD(max)
		PCI			10		
١L	Low Level input current	CMOS	-10			μA	VIN = VSS,VDD = VDD(max)
		PCI					
loz	High-Impedance State Output Current	All	-10		10	μA	VIN = VDD or Vss, VDD = VDD (max), No Pull-up
los	Output short-circuit current	PO11V		8		mA	VOUT = VDD,VDD = VDD (max) VOUT = VSS,VDD = VDD (max)
		PO11V		-7			
Vін	High-level InputVoltage	PICV, PICV5	2.0	5.0	5.5	V	
		PCI	0.475Vdd	5.0	5.5		
		CMOS/TTL-level Schmitt	2.0	1.7			
VIL	Low-Level InputVoltage	PICV, PICV5		0.5Vdd	0.8	V	
		PCI			0.325VDD		
		CMOS/TTL-level Schmitt		1.1	0.8		
Vhys	Hysteresis	TTL-level Schmitt		0.6		V	
Vон	High-Level output voltage	PO11V	0.7Vdd			V	Іон = -1.7mA Іон = -1.7mA
		PO11V5	0.7Vdd5				
Vol	Low-Level output voltage	PO11V			0.5	V	IOL = 1.7mA
		PO11V5			0.5		

I/O Buffer

Symbol	Parameter	Тур	Unit	Conditions
C IN	Capacitance, Input Buffer (Die)	2.4	pF	3.3V
Соит	Capacitance, Output Buffer (Die)	5.6	pF	3.3V
C 1/0	Capacitance, Bidirectional	6.6	pF	3.3V





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com *Technical Support* aerospace@nto.atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.