





HST04

TRIAC 600V,4A

Description


Passivated, sensitive gate triacs in a plastic envelope, intended for use in general purpose bidirectional switching and phase control applications, where high sensitivity is required in all four quadrants.

Pin Configuration

Pin	Description		
1	Main terminal 1		
2	Main terminal 2		
3	Gate		
tab	Main terminal 2		

Limiting Values

Symbol	Parameter	Min.	Max.	Units
V_{DRM}	Repetitive peak off-state voltages	-	600	V
$I_{T(RMS)}$	RMS on-state current	-	4	A
I_{TSM}	Non-repetitive peak on-state current($F=50Hz, t_p=20ms$)	-	40	A
I^2t	I^2t for fusing ($I_T=10ms$)	-	8.0	A^2S
di_T/dt	Repetitive rate of rise of on-state current after triggering ($F=50Hz, I_G=50mA, di_G/dt=0.1\mu s$)	-	10	A/ μs
I_{GM}	Peak gate current($t_p=20\mu s, T_j=125^\circ C$)	-	2	A
$P_{G(AV)}$	Average gate power	-	1	W
T_{stg}	Storage Temperature Range	-40	150	$^\circ C$
T_j	Operating junction temperature	-40	125	$^\circ C$



TO-220AB



Electrical Characteristics (Ta=25°C, unless otherwise stated,)

Symbol	Parameter	Quadrant		Rank				Unit
				T	D	S	A	
I _{GT}	Gate Trigger Current (V _D =12V)	I - II - III	MAX	5	5	10	10	mA
		IV	MAX	5	10	10	25	mA
I _L	Latching Current (I _T =1.2 I _{GT} , T _j =25°C)	I - III- IV	TYP	10	10	20	20	mA
		II		20	20	40	40	mA
I _H	Holding Current(I _T =0.1A,)	ALL		15	15	25	25	mA
V _{TM}	On-state Voltage (I _T =5.5A, t _p =380us, T _j =25°C)		MAX	1.65				V
V _{GT}	Gate Trigger Voltage (V _D =12V, T _j =25°C)			1.5				V
I _D	Off-state Leakage Current T _C =25°C (V _D = V _{DRM} (max) T _C =125°C			10				uA
				1				mA

Static Characteristics


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
dV _D /dt	Critical rate of rise of off-state voltage	V _{DM} =400V T _j = 125°C; exponential waveform; gate open circuit	-	10	-	V/us

Thermal Resistances

Symbol	Parameter	Min.	Typ.	Max.	Unit
R _{th j-c}	Thermal resistance junction to mounting base		2.4		°C/W



TO-220AB Dimension



Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of HSMC.
- HSMC reserves the right to make changes to its products without notice.
- **HSMC semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- HSMC assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.

Head Office And Factory:


- **Head Office** (Hi-Sincerity Microelectronics Corp.): 3F, No.72, Sec. 2, Nanjing E. Rd., Zhongshan Dist., Taipei City 104, Taiwan (R.O.C.).
Tel: 886-2-25212056 Fax: 886-2-25632712, 25368454



Soldering Methods for HSMC's Products

1. Storage environment: Temperature=10°C~35°C Humidity=65%±15%
2. Reflow soldering of surface-mount devices

Figure 1: Temperature profile



Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate (T _L to T _P)	<3°C/sec	<3°C/sec
Preheat		
- Temperature Min (T _{Smin})	100°C	150°C
- Temperature Max (T _{Smax})	150°C	200°C
- Time (min to max) (t _s)	60~120 sec	60~180 sec
T _{Smax} to T _L		
- Ramp-up Rate	<3°C/sec	<3°C/sec
Time maintained above:		
- Temperature (T _L)	183°C	217°C
- Time (t _L)	60~150 sec	60~150 sec
Peak Temperature (T _P)	240°C +0/-5°C	260°C +0/-5°C
Time within 5°C of actual Peak Temperature (t _P)	10~30 sec	20~40 sec
Ramp-down Rate	<6°C/sec	<6°C/sec
Time 25°C to Peak Temperature	<6 minutes	<8 minutes

3. Flow (wave) soldering (solder dipping)

Products	Peak temperature	Dipping time
Pb devices.	245°C ±5°C	5sec ±1sec
Pb-Free devices.	260°C +0/-5°C	5sec ±1sec