

KM48C2000B, KM48C2100B
KM48V2000B, KM48V2100B

CMOS DRAM

2M x 8Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 2,097,152 x 8 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), refresh cycle (2K Ref. or 4K Ref.), access time (-5,-6 or -7), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in L-version. This 2Mx8 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as graphic memory unit for microcomputer, personal computer and portable machines.

FEATURES

Part Identification

- KM48C2000B/B-L (5V, 4K Ref.)
- KM48C2100B/B-L (5V, 2K Ref.)
- KM48V2000B/B-L (3.3V, 4K Ref.)
- KM48V2100B/B-L (3.3V, 2K Ref.)

Active Power Dissipation

Unit : mW

Speed	3.3V		5V	
	4K	2K	4K	2K
-5	324	396	495	605
-6	288	360	440	550
-7	252	324	385	495

Refresh Cycles


Part NO.	VCC	Refresh cycle	Refresh period	
			Normal	L-ver
C2000B	5V	4K	64ms	128ms
V2000B	3.3V			
C2100B	5V	2K	32ms	128ms
V2100B	3.3V			

Performance Range

Speed	tRAC	tCAC	tRC	tPC	Remark
-5	50ns	13ns	90ns	35ns	5V/3.3V
-6	60ns	15ns	110ns	40ns	5V/3.3V
-7	70ns	20ns	130ns	45ns	5V/3.3V

- Fast Page Mode operation
- Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- Fast parallel test mode capability
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V $\pm 10\%$ power supply (5V product)
- Single +3.3V $\pm 0.3V$ power supply (3.3V product)


FUNCTIONAL BLOCK DIAGRAM



Note) *1 : 2K Refresh

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



KM48C/V20(1)00BS

Vcc

DQ0

DQ1

DQ2

DQ3

W

RAS

*A11(N.C)

A10

A0

A1

A2

A3

Vcc

1

2

3

4

5

6

7

8

9

10

11

12

13

14

j0

28

27

26

25

24

23

22

21

20

19

18

17

16

15

Vss

DQ7

DQ6

DQ5

DQ4

CAS

OE

A9

A8

A7

A6

A5

A4

Vss

*A11 is N.C for KM48C/V2100B(5V/3.3V, 2K Ref. product)

K : 300mil 28 SOJ
S : 300mil 28 TSOP II

Pin Name	Pin Function
A0 - A11	Address Inputs (4K Product)
A0 - A10	Address Inputs (2K Product)
DQ0 - 7	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
OE	Data Output Enable
Vcc	Power(+5V)
	Power(+3.3V)
N.C	No Connection (2K Ref. product)

KM48C2000B, KM48C2100B KM48V2000B, KM48V2100B

CMOS DRAM

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-0.5 to +4.6	-1.0 to +7.0	V
Voltage on Vcc supply relative to Vss	V _{CC}	-0.5 to +4.6	-1.0 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power Dissipation	P _D	1	1	W
Short Circuit Output Current	I _{OS}	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T_A = 0 to 70 °C)

Parameter	Symbol	3.3V			5V			Units
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V _{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	V _{CC} +0.3 ^{*1}	2.4	-	V _{CC} +1.0 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}

*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V_{SS}

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Max	Parameter	Symbol	Min	Max	Units
3.3V	Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{IN} +0.3V, all other input pins not under test=0 Volt)	I _{I(L)}	-5	5	μA
	Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	-5	5	μA
	Output High Voltage Level(I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{IN} +0.5V, all other input pins not under test=0 Volt)	I _{I(L)}	-5	5	μA
	Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	-5	5	μA
	Output High Voltage Level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

KM48C2000B, KM48C2100B KM48V2000B, KM48V2100B

CMOS DRAM

DC AND OPERATING CHARACTERISTICS (Continued)

Symbol	Power	Speed	Max				Units
			KM48V2000B	KM48V2100B	KM48C2000B	KM48C2100B	
I _{CC1}	Don't care	-5	90	110	90	110	mA
		-6	80	100	80	100	mA
		-7	70	90	70	90	mA
I _{CC2}	Normal L	Don't care	1	1	2	2	mA
			1	1	1	1	mA
I _{CC3}	Don't care	-5	90	110	90	110	mA
		-6	80	100	80	100	mA
		-7	70	90	70	90	mA
I _{CC4}	Don't care	-5	80	90	80	90	mA
		-6	70	80	70	80	mA
		-7	60	70	60	70	mA
I _{CC5}	Normal L	Don't care	0.5	0.5	1	1	mA
			0.3	0.3	0.3	0.3	uA
I _{CC6}	Don't care	-5	90	110	90	110	mA
		-6	80	100	80	100	mA
		-7	70	90	70	90	mA
I _{CC7}	L	Don't care	450	400	450	400	uA
I _{CCS}	L	Don't care	250	250	300	300	uA

I_{CC1}* : Operating Current ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ cycling @ $t_{\text{RC}}=\text{min.}$)

I_{CC2} : Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=V_{\text{IH}}$)

I_{CC3}* : $\overline{\text{RAS}}$ -only Refresh Current ($\overline{\text{CAS}}=V_{\text{IH}}$, $\overline{\text{RAS}}$ cycling @ $t_{\text{RC}}=\text{min.}$)

I_{CC4}* : Fast Page Mode Current ($\overline{\text{RAS}}=V_{\text{IL}}$, $\overline{\text{CAS}}$, Address cycling @ $t_{\text{PC}}=\text{min.}$)

I_{CC5} : Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=V_{\text{CC}}-0.2\text{V}$)

I_{CC6}* : $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ cycling @ $t_{\text{RC}}=\text{min.}$)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})= $V_{\text{CC}}-0.2\text{V}$, Input low voltage(V_{IL})= 0.2V , $\overline{\text{CAS}}=0.2\text{V}$,

Din=Don't care, $t_{\text{RC}}=31.25\mu\text{s}(4\text{K/L-ver})$, $62.5\mu\text{s}(2\text{K/L-ver})$,

$t_{\text{RAS}}=t_{\text{RASmin}}\sim 300\text{ns}$

I_{CCS} : Self Refresh Current

$\overline{\text{RAS}}=\overline{\text{CAS}}=V_{\text{IL}}$, $\overline{\text{W}}=\overline{\text{OE}}=A_0 \sim A_{11}=V_{\text{CC}}-0.2\text{V}$ or 0.2V ,

DQ0 ~ DQ7= $V_{\text{CC}}-0.2\text{V}$, 0.2V or Open

***Note :** I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3} and I_{CC6} address can be changed maximum once while $\overline{\text{RAS}}=V_{\text{IL}}$. In I_{CC4}, address can be changed maximum once within one fast page mode cycle time, t_{PC} .

KM48C2000B, KM48C2100B KM48V2000B, KM48V2100B

CMOS DRAM

CAPACITANCE ($T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$ or 3.3V , $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Units
Input capacitance [A0 ~ A11]	C _{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	C _{IN2}	-	7	pF
Output capacitance [DQ0 - DQ7]	C _{DQ}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 1,2)

Test condition (5V device) : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{IH}/V_{IL}=2.4/0.8\text{V}$, $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Test condition (3.3V device) : $V_{CC}=3.3\text{V} \pm 0.3\text{V}$, $V_{IH}/V_{IL}=2.0/0.8\text{V}$, $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Parameter	Symbol	-5		-6		-7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	90		110		130		ns	
Read-modify-write cycle time	t _{RWC}	133		155		185		ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}		50		60		70	ns	3,4,9
Access time from $\overline{\text{CAS}}$	t _{CAC}		13		15		20	ns	3,4
Access time from column address	t _{AA}		25		30		35	ns	3,9
$\overline{\text{CAS}}$ to output in Low-Z	t _{CLZ}	0		0		0		ns	3
Output buffer turn-off delay	t _{OFF}	0	13	0	15	0	20	ns	5
Transition time (rise and fall)	t _T	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t _{RP}	30		40		50		ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	50	10K	60	10K	70	10K	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	13		15		20		ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	13	10K	15	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	20	37	20	45	20	50	ns	4
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	15	25	15	30	15	35	ns	9
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	5		5		5		ns	
Row address set-up time	t _{ASR}	0		0		0		ns	
Row address hold time	t _{RAH}	10		10		10		ns	
Column address set-up time	t _{ASC}	0		0		0		ns	
Column address hold time	t _{CAH}	10		10		15		ns	
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	25		30		35		ns	
Read command set-up time	t _{RCS}	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t _{RCH}	0		0		0		ns	7
Read command hold time referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		0		ns	7
Write command hold time	t _{WCH}	10		10		15		ns	
Write command pulse width	t _{WP}	10		10		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	13		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	13		15		20		ns	

KM48C2000B, KM48C2100B

KM48V2000B, KM48V2100B

CMOS DRAM

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-5		-6		-7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Data set-up time	t _{DS}	0		0		0		ns	8
Data hold time	t _{DH}	10		10		15		ns	8
Refresh period (2K, Normal)	t _{REF}		32		32		32	ms	
Refresh period (4K, Normal)	t _{REF}		64		64		64	ms	
Refresh period (L-ver)	t _{REF}		128		128		128	ms	
Write command set-up time	t _{WCS}	0		0		0		ns	6
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	t _{CWD}	36		40		50		ns	6
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	t _{RWD}	73		85		100		ns	6
Column address to $\overline{\text{W}}$ delay time	t _{AWD}	48		55		65		ns	6
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	t _{CPWD}	53		60		70		ns	6
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t _{CSR}	5		5		5		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t _{CHR}	10		10		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t _{RPC}	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time (CBR counter test)	t _{CPT}	20		20		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{CPA}		30		35		40	ns	3
Fast Page mode cycle time	t _{PC}	35		40		45		ns	
Fast Page read-modify-write cycle time	t _{PRWC}	76		85		100		ns	
$\overline{\text{CAS}}$ precharge time (Fast Page cycle)	t _{CP}	10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast Page cycle)	t _{RASP}	50	200K	60	200K	70	200K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t _{RHCP}	30		35		40		ns	
$\overline{\text{OE}}$ access time	t _{OEa}		13		15		20	ns	
$\overline{\text{OE}}$ to data delay	t _{OEa}	13		15		20		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	t _{OEZ}	0	13	0	15	0	20	ns	5
$\overline{\text{OE}}$ command hold time	t _{OEh}	13		15		20		ns	
Write command set-up time (Test mode in)	t _{WTS}	10		10		10		ns	10
Write command hold time (Test mode in)	t _{WTH}	10		10		10		ns	10
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time(C-B-R refresh)	t _{WRP}	10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time(C-B-R refresh)	t _{WRH}	10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (C-B-R self refresh)	t _{RASS}	100		100		100		us	12
$\overline{\text{RAS}}$ precharge time (C-B-R self refresh)	t _{RPS}	90		110		130		ns	12
$\overline{\text{CAS}}$ hold time (C-B-R self refresh)	t _{CHS}	-50		-50		-50		ns	12

KM48C2000B, KM48C2100B KM48V2000B, KM48V2100B

CMOS DRAM

TEST MODE CYCLE

(Note 10, 11)

Parameter	Symbol	-5		-6		-7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	95		115		135		ns	
Read-modify-write cycle time	t _{RWC}	138		160		190		ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}		55		65		75	ms	3,4,9
Access time from $\overline{\text{CAS}}$	t _{CAC}		18		20		25	ms	3,4
Access time from column address	t _{AA}		30		35		40	ms	3,9
$\overline{\text{RAS}}$ pulse width	t _{RAS}	55	10K	65	10K	75	10K	ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	18	10K	20	10K	25	10K	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	18		20		25		ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	55		65		75		ns	
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	30		35		40		ns	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	t _{CWD}	41		45		55		ns	6
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	t _{RWD}	78		90		105		ns	6
Column address to $\overline{\text{W}}$ delay time	t _{AWD}	53		60		70		ns	6
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time (refresh)	t _{CPWD}	58		65		75		ns	6
Fast Page mode cycle time	t _{PC}	40		45		50		ns	
Fast Page read-modify-write cycle time	t _{PRWC}	81		90		105		ns	
$\overline{\text{RAS}}$ pulse width (Fast Page cycle)	t _{RASP}	55	200K	65	200K	75	200K	ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{CPA}		35		40		45	ns	3
$\overline{\text{OE}}$ access time	t _{OE A}		18		20		25	ns	
$\overline{\text{OE}}$ to data delay	t _{OE D}	18		20		25		ns	
$\overline{\text{OE}}$ command hold time	t _{OE H}	18		20		25		ns	

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or $\overline{\text{CBR}}$ cycles before proper device operation is achieved.
2. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals.
Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1TTL(3.3V) loads and 100pF.
4. Operation within the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RCD}}(\text{max})$ is specified as a reference point only.
If t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
6. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ and $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{min})$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
7. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
8. These parameters are referenced to the $\overline{\text{CAS}}$ falling edge in early write cycles and to the $\overline{\text{W}}$ falling edge in $\overline{\text{OE}}$ controlled write cycle and read-modify-write cycles.
9. Operation within the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RAD}}(\text{max})$ is specified as a reference point only.
If t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled by t_{AA} .
10. These specifications are applied in the test mode.
11. In test mode read cycle, the values of t_{RAC} , t_{AA} and t_{CAC} are delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding 5ns to the specified value in this data sheet.
12. For all of the refresh modes except for distributed $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, 4096(4K Ref.)/2048(2K Ref.) cycles of burst refresh must be executed within 16ms before and after self-refresh in order to meet refresh specification.