

To all our customers

---

## **Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.**

---

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp.  
Customer Support Dept.  
April 1, 2003

# MITSUBISHI MICROCOMPUTERS

## 3820 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### DESCRIPTION

The 3820 group is the 8-bit microcomputer based on the 740 family core technology.

The 3820 group has the LCD drive control circuit and the serial I/O as additional functions.

The various microcomputers in the 3820 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

For details on availability of microcomputers in the 3820 group, refer to the section on group expansion.

### FEATURES

- Basic machine-language instructions ..... 71
- The minimum instruction execution time ..... 0.5  $\mu$ s  
(at 8MHz oscillation frequency)
- Memory size
  - ROM ..... 4 K to 32 K bytes
  - RAM ..... 192 to 1024 bytes
- Programmable input/output ports ..... 43
- Software pull-up/pull-down resistors (Ports P0-P7 except Port P4<sub>0</sub>)
- Interrupts ..... 16 sources, 16 vectors  
(includes key input interrupt)
- Timers ..... 8-bit X 3, 16-bit X 2
- Serial I/O1 ..... 8-bit X 1 (UART or Clock-synchronized)
- Serial I/O2 ..... 8-bit X 1 (Clock-synchronized)

### • LCD drive control circuit

- Bias ..... 1/2, 1/3
- Duty ..... 1/2, 1/3, 1/4
- Common output ..... 4
- Segment output ..... 40

### • 2 Clock generating circuit

- Clock (XIN-XOUT) ..... Internal feedback resistor
- Sub-clock (XCIN-XCOUT) ..... Without internal feedback resistor  
(connect to external ceramic resonator or quartz-crystal oscillator)

### • Watchdog timer ..... 15-bit X 1

### • Power source voltage

- In high-speed mode ..... 4.0 to 5.5 V  
(at 8MHz oscillation frequency and high-speed selected)
- In middle-speed mode ..... 2.5 to 5.5 V  
(at 8MHz oscillation frequency and middle-speed selected)
- In low-speed mode ..... 2.5 to 5.5 V  
(Extended operating temperature version: 3.0 V to 5.5 V)

### • Power dissipation


- In high-speed mode ..... 32 mW  
(at 8 MHz oscillation frequency)
- In low-speed mode ..... 45  $\mu$ W  
(at 32 kHz oscillation frequency, at 3 V power source voltage)

### • Operating temperature range ..... - 20 to 85°C (Extended operating temperature version: -40 to 85°C)

### APPLICATIONS


Household appliances, consumer electronics, etc.

### PIN CONFIGURATION (TOP VIEW)



Package type : 80P6N-A  
80-pin plastic molded QFP


**PIN CONFIGURATION (TOP VIEW)**



M38203M4-XXXGP  
M38203M4-XXXHP

Package type : 80P6S-A/80P6D-A  
80-pin plastic-molded QFP

FUNCTIONAL BLOCK DIAGRAM (Package : 80P6N-A)



**PIN DESCRIPTION**

Pin	Name	Function	
			Function except a port function
VCC	Power source	<ul style="list-style-type: none"> <li>Apply voltage of 2.5 V to 5.5 V to VCC, and 0 V to Vss.</li> <li>(Extended operating temperature version : 3.0 V to 5.5 V)</li> </ul>	
VSS			
RESET	Reset input	<ul style="list-style-type: none"> <li>Reset input pin for active "L"</li> </ul>	
XIN	Clock input	<ul style="list-style-type: none"> <li>Input and output pins for the main clock generating circuit.</li> <li>Feedback resistor is built in between XIN pin and XOUT pin.</li> <li>Connect a ceramic resonator or a quartz-crystal oscillator between the XIN and XOUT pins to set the oscillation frequency.</li> <li>If an external clock is used, connect the clock source to the XIN pin and leave the XOUT pin open.</li> <li>This clock is used as the oscillating source of system clock.</li> </ul>	
XOUT	Clock output		
VL1 – VL3	LCD power source	<ul style="list-style-type: none"> <li>Input <math>0 \leq VL1 \leq VL2 \leq VL3 \leq VCC</math> voltage</li> <li>Input 0 – VL3 voltage to LCD</li> </ul>	
COM0 – COM3	Common output	<ul style="list-style-type: none"> <li>LCD common output pins</li> <li>COM2 and COM3 are not used at 1/2 duty ratio.</li> <li>COM3 is not used at 1/3 duty ratio.</li> </ul>	
SEG0 – SEG15	Segment output	<ul style="list-style-type: none"> <li>LCD segment output pins</li> </ul>	
P00/SEG24 – P07/SEG31	I/O port P0	<ul style="list-style-type: none"> <li>8-bit I/O port</li> <li>CMOS compatible input level</li> <li>CMOS 3-state output structure</li> <li>I/O direction register allows each port to be individually programmed as either input or output.</li> <li>Pull-down control is enabled.</li> </ul>	<ul style="list-style-type: none"> <li>LCD segment pins</li> </ul>
P10/SEG32 – P17/SEG39	I/O port P1	<ul style="list-style-type: none"> <li>8-bit I/O port</li> <li>CMOS compatible input level</li> <li>CMOS 3-state output structure</li> <li>I/O direction register allows each port to be individually programmed as either input or output.</li> <li>Pull-down control is enabled.</li> </ul>	
P20 – P27	I/O port P2	<ul style="list-style-type: none"> <li>8-bit I/O port</li> <li>CMOS compatible input level</li> <li>CMOS 3-state output structure</li> <li>I/O direction register allows each pin to be individually programmed as either input or output.</li> <li>Pull-up control is enabled.</li> </ul>	<ul style="list-style-type: none"> <li>Key input (key-on wake up) interrupt input pins</li> </ul>
P30/SEG16 – P37/SEG23	Input port P3	<ul style="list-style-type: none"> <li>8-bit Input port</li> <li>CMOS compatible input level</li> <li>Pull-down control is enabled.</li> </ul>	<ul style="list-style-type: none"> <li>LCD segment pins</li> </ul>
P40	Input port P4	<ul style="list-style-type: none"> <li>1-bit input pin</li> <li>CMOS compatible input level</li> </ul>	
P41/φ	I/O port P4	<ul style="list-style-type: none"> <li>7-bit I/O port</li> <li>CMOS compatible input level</li> <li>CMOS 3-state output structure</li> <li>I/O direction register allows each pin to be individually programmed as either input or output.</li> <li>Pull-up control is enabled.</li> </ul>	<ul style="list-style-type: none"> <li>φ clock output pin</li> </ul>
P42/INT0, P43/INT1			<ul style="list-style-type: none"> <li>Interrupt input pins</li> </ul>
P44/RxD, P45/TxD, P46/SCLK1, P47/SRDY1			<ul style="list-style-type: none"> <li>Serial I/O1 function pins</li> </ul>

**PIN DESCRIPTION**

Pin	Name	Function	Function except a port function
P50/SIN2, P51/SOUT2, P52/SCLK2, P53/SRDY2	I/O port P5	<ul style="list-style-type: none"> <li>• 8-bit I/O port</li> <li>• CMOS compatible input level</li> <li>• CMOS 3-state output structure</li> <li>• I/O direction register allows each pin to be individually programmed as either input or output.</li> <li>• Pull-up control is enabled.</li> </ul>	<ul style="list-style-type: none"> <li>• Serial I/O2 function pins</li> </ul>
P54/CNTR0, P55/CNTR1			<ul style="list-style-type: none"> <li>• Timer function pins</li> </ul>
P56/TOUT			<ul style="list-style-type: none"> <li>• Timer output pin</li> </ul>
P57/INT2			<ul style="list-style-type: none"> <li>• Interrupt input pin</li> </ul>
P60/INT3/RTP0	I/O port P6	<ul style="list-style-type: none"> <li>• 2-bit I/O port</li> <li>• CMOS compatible input level</li> <li>• CMOS 3-state output structure</li> <li>• I/O direction register allows each pin to be individually programmed as either input or output.</li> <li>• Pull-up control is enabled.</li> </ul>	<ul style="list-style-type: none"> <li>• Interrupt input pins(P60)</li> <li>• Real time port function pin</li> </ul>
P61/RTP1			
P70/XCOUT, P71/XCIN	I/O port P7	<ul style="list-style-type: none"> <li>• 2-bit I/O port</li> <li>• CMOS compatible input level</li> <li>• CMOS 3-state output structure</li> <li>• I/O direction register allows each pin to be individually programmed as either input or output.</li> <li>• Pull-up control is enabled.</li> </ul>	<ul style="list-style-type: none"> <li>• Sub-clock generating circuit input pins (Connect a resonator. External clock cannot be used.)</li> </ul>

EOL announced

PART NUMBERING

Product M3820 3 M 4 - XXX FP

Package type
FP : 80P6N-A package
GP : 80P6S-A package
HP : 80P6D-A package
FS : 80D0 package

ROM number
Omitted in some types.


Normally, using hyphen
When electrical characteristic, or division of quality
identification code using alphanumeric character
- : standard
D : Extended operating temperature version

ROM/PROM size
1 : 4096 bytes
2 : 8192 bytes
3 : 12288 bytes
4 : 16384 bytes
5 : 20480 bytes
6 : 24576 bytes
7 : 28672 bytes
8 : 32768 bytes

The first 128 bytes and the last 2 bytes of ROM
are reserved areas ; they cannot be used.

Memory type
M : Mask ROM version
E : EPROM or One Time PROM version

RAM size
0 : 192 bytes
1 : 256 bytes
2 : 384 bytes
3 : 512 bytes
4 : 640 bytes
5 : 768 bytes
6 : 896 bytes
7 : 1024 bytes




**GROUP EXPANSION**

Mitsubishi plans to expand the 3820 group as follows:

- (1) Support for mask ROM, One Time PROM, and EPROM versions
- (2) ROM/PROM size ..... 8 K to 32 K bytes  
RAM size ..... 512 to 1024 bytes

(3) Packages

- 80P6N-A ..... 0.8 mm-pitch plastic molded QFP
- 80P6S-A ..... 0.65 mm-pitch plastic molded QFP
- 80P6D-A ..... 0.5 mm-pitch plastic molded QFP
- 80D0 ..... 0.8 mm-pitch ceramic LCC (EPROM version)



Currently supported products are listed below.

As of May 1996

Product	(P) ROM size (bytes) ROM size for User in ( )	RAM size (bytes)	Package	Remarks		
M38203M4-XXXFP	16384 (16254)	512	80P6N-A	Mask ROM version		
M38203E4-XXXFP				One Time PROM version		
M38203E4FP				One Time PROM version (blank)		
M38203M4-XXXGP			32768 (32638)	1024	80P6S-A	Mask ROM version
M38203E4-XXXGP						One Time PROM version
M38203E4GP						One Time PROM version (blank)
M38203M4-XXXHP					80P6D-A	Mask ROM version
M38203E4-XXXHP						One Time PROM version
M38203E4HP						One Time PROM version (blank)
M38203E4FS						80D0
M38207M8-XXXFP	32768 (32638)	1024			80P6N-A	Mask ROM version
M38207E8-XXXFP						One Time PROM version
M38207E8FP						One Time PROM version (blank)
M38207M8-XXXGP			80P6S-A	Mask ROM version		
M38207E8-XXXGP				One Time PROM version		
M38207E8GP				One Time PROM version (blank)		
M38207M8-XXXHP				80P6D-A	Mask ROM version	
M38207E8-XXXHP			One Time PROM version			
M38207E8HP			One Time PROM version (blank)			
M38207E8FS			80D0	EPROM version		



# 3820 Group


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## GROUP EXPANSION (EXTENDED OPERATING TEMPERATURE VERSION)

Mitsubishi plans to expand the 3820 group (extended operating temperature version) as follows:

- (1) Support for mask ROM, One Time PROM, and EPROM versions

- (2) ROM size ..... 16 K to 32 K bytes  
RAM size ..... 512 to 1024 bytes
- (3) Packages  
80P6N-A ..... 0.8 mm-pitch plastic molded QFP  
80P6S-A ..... 0.65 mm-pitch plastic molded QFP



Currently supported products are listed below.

As of May 1996

Product	ROM size (bytes) ROM size for User in ( )	RAM size (bytes)	Package	Remarks
M38203M4DXXXFP	16384(16254)	512	80P6N-A	Mask ROM version
M38207M8DXXXFP	32768(32638)	1024	80P6N-A	Mask ROM version
M38207M8DXXXGP	32768(32638)	1024	80P6S-A	Mask ROM version


**GROUP EXPANSION  
(LOW POWER SOURCE VOLTAGE VERSION)**

Mitsubishi plans to expand the 3820 group (low power source voltage version) as follows:

- (1) Support for mask ROM version
- (2) ROM size ..... 8 K to 32 K bytes  
RAM size ..... 512 bytes

- (3) Packages
  - 80P6N-A ..... 0.8 mm-pitch plastic molded QFP
  - 80P6S-A ..... 0.65 mm-pitch plastic molded QFP
  - 80P6D-A ..... 0.5 mm-pitch plastic molded QFP

**Memory Expansion Plan**



Currently supported products are listed below.

As of May 1996

Product	ROM size (bytes) ROM size for User in ( )	RAM size (bytes)	Package	Remarks
M38203M2LXXXFP	8192 (8062)	512	80P6N-A	Mask ROM version
M38203M2LXXXGP			80P6S-A	Mask ROM version
M38203M2LXXXHP			80P6D-A	Mask ROM version
M38203M4LXXXFP	16384 (16254)		80P6N-A	Mask ROM version
M38203M4LXXXGP			80P6S-A	Mask ROM version
M38203M4LXXXHP			80P6D-A	Mask ROM version

## FUNCTIONAL DESCRIPTION

### Central Processing Unit (CPU)

The 3820 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the SERIES 740 <Software> User's Manual for details on the instruction set.

Machine-resident 740 family instructions are as follows:

The FST and SLW instruction cannot be used.

The STP, WIT, MUL, and DIV instruction can be used.

### CPU Mode Register

The CPU mode register is allocated at address 003B16.

The CPU mode register contains the stack page selection bit and the internal system clock selection bit.




Fig. 1 Structure of CPU mode register

**MEMORY**

**Special Function Register (SFR) Area**

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

**RAM**

RAM is used for data storage and for stack area of subroutine calls and interrupts.

**ROM**

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

**Interrupt Vector Area**

The interrupt vector area contains reset and interrupt vectors.

**Zero Page**

The 256 bytes from addresses 0000<sub>16</sub> to 00FF<sub>16</sub> are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

**Special Page**

The 256 bytes from addresses FF00<sub>16</sub> to FFFF<sub>16</sub> are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 2 Memory map diagram

0000 <sub>16</sub>	Port P0 (P0)	0020 <sub>16</sub>	Timer X (low-order) (TXL)
0001 <sub>16</sub>	Port P0 direction register (P0D)	0021 <sub>16</sub>	Timer X (high-order) (TXH)
0002 <sub>16</sub>	Port P1 (P1)	0022 <sub>16</sub>	Timer Y (low-order) (TYL)
0003 <sub>16</sub>	Port P1 direction register (P1D)	0023 <sub>16</sub>	Timer Y (high-order) (TYH)
0004 <sub>16</sub>	Port P2 (P2)	0024 <sub>16</sub>	Timer 1 (T1)
0005 <sub>16</sub>	Port P2 direction register (P2D)	0025 <sub>16</sub>	Timer 2 (T2)
0006 <sub>16</sub>	Port P3 (P3)	0026 <sub>16</sub>	Timer 3 (T3)
0007 <sub>16</sub>		0027 <sub>16</sub>	Timer X mode register (TXM)
0008 <sub>16</sub>	Port P4 (P4)	0028 <sub>16</sub>	Timer Y mode register (TYM)
0009 <sub>16</sub>	Port P4 direction register (P4D)	0029 <sub>16</sub>	Timer 123 mode register (T123M)
000A <sub>16</sub>	Port P5 (P5)	002A <sub>16</sub>	φ output control register (CKOUT)
000B <sub>16</sub>	Port P5 direction register (P5D)	002B <sub>16</sub>	
000C <sub>16</sub>	Port P6 (P6)	002C <sub>16</sub>	
000D <sub>16</sub>	Port P6 direction register (P6D)	002D <sub>16</sub>	
000E <sub>16</sub>	Port P7 (P7)	002E <sub>16</sub>	
000F <sub>16</sub>	Port P7 direction register (P7D)	002F <sub>16</sub>	
0010 <sub>16</sub>		0030 <sub>16</sub>	
0011 <sub>16</sub>		0031 <sub>16</sub>	
0012 <sub>16</sub>		0032 <sub>16</sub>	
0013 <sub>16</sub>		0033 <sub>16</sub>	
0014 <sub>16</sub>		0034 <sub>16</sub>	
0015 <sub>16</sub>		0035 <sub>16</sub>	
0016 <sub>16</sub>	PULL register A (PULLA)	0036 <sub>16</sub>	
0017 <sub>16</sub>	PULL register B (PULLB)	0037 <sub>16</sub>	Watchdog timer control register (WDTCN)
0018 <sub>16</sub>	Transmit/Receive buffer register (TB/RB)	0038 <sub>16</sub>	Segment output enable register (SEG)
0019 <sub>16</sub>	Serial I/O1 status register (SIO1STS)	0039 <sub>16</sub>	LCD mode register (LM)
001A <sub>16</sub>	Serial I/O1 control register (SIO1CON)	003A <sub>16</sub>	Interrupt edge selection register (INTEGE)
001B <sub>16</sub>	UART control register (UARTCON)	003B <sub>16</sub>	CPU mode register (CPUM)
001C <sub>16</sub>	Baud rate generator (BRG)	003C <sub>16</sub>	Interrupt request register 1 (IREQ1)
001D <sub>16</sub>	Serial I/O2 control register (SIO2CON)	003D <sub>16</sub>	Interrupt request register 2 (IREQ2)
001E <sub>16</sub>		003E <sub>16</sub>	Interrupt control register 1 (ICON1)
001F <sub>16</sub>	Serial I/O2 register (SIO2)	003F <sub>16</sub>	Interrupt control register 2 (ICON2)

Fig.3 Memory map of special function register (SFR)

**I/O PORTS**

**Direction Registers (ports P2, P41–P47, and P5–P7)**

The 3820 group has 43 programmable I/O pins arranged in seven I/O ports (ports P0–P2 and P4–P7). The I/O ports P2, P41–P47, and P5–P7 have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input port or output port.

When “0” is written to the bit corresponding to a pin, that pin becomes an input pin. When “1” is written to that bit, that pin becomes an output pin.

If data is read from a pin set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

**Direction Registers (ports P0 and P1)**

Ports P0 and P1 have direction registers which determine the input/output direction of each individual port.

Each port in a direction register corresponds to one port, each port can be set to be input or output.

When “0” is written to the bit 0 of a direction register, that port becomes an input port. When “1” is written to that port, that port becomes an output port.

Bits 1 to 7 of ports P0 and P1 direction registers are not used.

**Ports P3 and P40**

These ports are only for input.

**Pull-up/Pull-down Control**

By setting the PULL register A (address 001616) or the PULL register B (address 001716), ports except for port P40 can control either pull-down or pull-up (pins that are shared with the segment output pins for LCD are pull-down; all other pins are pull-up) with a program.

However, the contents of PULL register A and PULL register B do not affect ports programmed as the output ports.




Fig. 4 Structure of PULL register A and PULL register B

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No.		
P00/SEG24– P07/SEG31	Port P0	Input/output, individual ports	CMOS compatible input level CMOS 3-state output	LCD segment output	PULL register A Segment output enable register	(1)		
P10/SEG32– P17/SEG39	Port P1	Input/output, individual ports	CMOS compatible input level CMOS 3-state output	LCD segment output	PULL register A Segment output enable register			
P20 – P27	Port P2	Input/output, individual bits	CMOS compatible input level CMOS 3-state output	Key input(Key-on wake up) interrupt input	PULL register A Interrupt control register 2	(2)		
P30/SEG16– P37/SEG23	Port P3	Input	CMOS compatible input level	LCD segment output	PULL register A Segment output enable register	(3)		
P40	Port P4	Input	CMOS compatible input level			(4)		
P41/φ				φ clock output	PULL register B φ output control register	(5)		
P42/INT0, P43/INT1			Input/output, individual bits	CMOS compatible input level CMOS 3-state output	External interrupt input	PULL register B Interrupt edge selection register	(2)	
P44/RxD					Serial I/O1 function I/O	PULL register B	(6)	
P45/TxD						Serial I/O1 control register	(7)	
P46/SCLK1						Serial I/O1 status register	(8)	
P47/SRDY1						UART control register	(9)	
P50/SIN2	Port P5	Input/output, individual bits	CMOS compatible input level CMOS 3-state output	Serial I/O2 function I/O	PULL register B Serial I/O2 control register	(10)		
P51/SOUT2						(11)		
P52/SCLK2						(12)		
P53/SRDY2								(13)
P54/CNTR0						Timer I/O	PULL register B Timer X mode register	(14)
P55/CNTR1						Timer I/O	PULL register B Timer Y mode register	(10)
P56/TOUT						Timer output	PULL register B Timer 123 mode register	(15)
P57/INT2			External interrupt input	PULL register B Interrupt edge selection register	(2)			
P60/INT3/RTP0	Port P6	Input/output, individual bits	CMOS compatible input level CMOS 3-state output	External interrupt input	PULL register B Timer X mode register Interrupt edge selection register	(16)		
P61/RTP1				Real time port function output			PULL register B Timer X mode register	
P70/XCOUT	Port P7	Input/output, individual bits	CMOS compatible input level CMOS 3-state output	Sub-clock generating circuit I/O	PULL register A CPU mode register	(17)		
P71/XCIN						(18)		
COM0-COM3	Common	output	LCD common output		LCD mode register	(19)		
SEG0-SEG15	Segment	output	LCD segment output			(20)		

**Note :** Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction.

When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate.




Fig. 5 Port block diagram (1)






Fig. 6 Port block diagram (2)




Fig. 7 Port block diagram (3)

EOL announced

## INTERRUPTS

Interrupts occur by sixteen sources: seven external, eight internal, and one software.

### Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be set by software.

The BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the BRK instruction interrupt.

### Interrupt Operation

When an interrupt is received, the contents of the program counter and processor status register are automatically stored into the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

### Notes on Use

When the active edge of an external interrupt (INT<sub>0</sub>–INT<sub>3</sub>, CNTR<sub>0</sub>, or CNTR<sub>1</sub>) is changed, the corresponding interrupt request bit may also be set. Therefore, please take following sequence;

- (1) Disable the external interrupt which is selected.
- (2) Change the active edge selection.
- (3) Clear the interrupt request bit which is selected to "0".
- (4) Enable the external interrupt which is selected.

**Table 1. Interrupt vector addresses and priority**

Interrupt Source	Priority	Vector Addresses (Note 1)		Interrupt Request Generating Conditions	Remarks
		High	Low		
Reset (Note 2)	1	FFFD <sub>16</sub>	FFFC <sub>16</sub>	At reset	Non-maskable
INT <sub>0</sub>	2	FFFB <sub>16</sub>	FFFA <sub>16</sub>	At detection of either rising or falling edge of INT <sub>0</sub> input	External interrupt (active edge selectable)
INT <sub>1</sub>	3	FFF9 <sub>16</sub>	FFF8 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>1</sub> input	External interrupt (active edge selectable)
Serial I/O1 receive	4	FFF7 <sub>16</sub>	FFF6 <sub>16</sub>	At completion of serial I/O1 data reception	Valid when serial I/O1 is selected
Serial I/O1 transmit	5	FFF5 <sub>16</sub>	FFF4 <sub>16</sub>	At completion of serial I/O1 transmit shift or when transmit buffer register is empty	Valid when serial I/O1 is selected
Timer X	6	FFF3 <sub>16</sub>	FFF2 <sub>16</sub>	At timer X underflow	
Timer Y	7	FFF1 <sub>16</sub>	FFF0 <sub>16</sub>	At timer Y underflow	
Timer 2	8	FFEF <sub>16</sub>	FFEE <sub>16</sub>	At timer 2 underflow	
Timer 3	9	FFED <sub>16</sub>	FFEC <sub>16</sub>	At timer 3 underflow	
CNTR <sub>0</sub>	10	FFEB <sub>16</sub>	FFEA <sub>16</sub>	At detection of either rising or falling edge of CNTR <sub>0</sub> input	External interrupt (active edge selectable)
CNTR <sub>1</sub>	11	FFE9 <sub>16</sub>	FFE8 <sub>16</sub>	At detection of either rising or falling edge of CNTR <sub>1</sub> input	External interrupt (active edge selectable)
Timer 1	12	FFE7 <sub>16</sub>	FFE6 <sub>16</sub>	At timer 1 underflow	
INT <sub>2</sub>	13	FFE5 <sub>16</sub>	FFE4 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>2</sub> input	External interrupt (active edge selectable)
INT <sub>3</sub>	14	FFE3 <sub>16</sub>	FFE2 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>3</sub> input	External interrupt (active edge selectable)
Key input (Key-on wake up)	15	FFE1 <sub>16</sub>	FFE0 <sub>16</sub>	At falling of conjunction of input level for port P2 (at input mode)	External interrupt (valid when an "L" level is applied)
Serial I/O2	16	FFDF <sub>16</sub>	FFDE <sub>16</sub>	At completion of serial I/O2 data transmission or reception	Valid when serial I/O2 is selected
BRK instruction	17	FFDD <sub>16</sub>	FFDC <sub>16</sub>	At BRK instruction execution	Non-maskable software interrupt

**Notes** 1: Vector addresses contain interrupt jump destination addresses.

2: Reset function in the same way as an interrupt with the highest priority.




Fig. 8 Interrupt control




Fig. 9 Structure of interrupt-related registers

**Key Input Interrupt (Key-on Wake Up)**

A key input interrupt request is generated by applying "L" level to any pin of port P3 that have been set to input mode. In other words, it is generated when AND of input level goes from "1" to "0".

An example of using a key input interrupt is shown in Figure 9, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P20–P23.




Fig. 10 Connection example when using key input interrupt and port P2 block diagram

**TIMERS**

The 3820 group has five timers: timer X, timer Y, timer 1, timer 2, and timer 3. Timer X and timer Y are 16-bit timers, and timer 1, timer 2, and timer 3 are 8-bit timers. All timers are down count timers. When the timer reaches "00<sub>16</sub>", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer is set to "1".

Read and write operation on 16-bit timer must be performed for both high and low-order bytes. When reading a 16-bit timer, read the high-order byte first. When writing to a 16-bit timer, write the low-order byte first. The 16-bit timer cannot perform the correct operation when reading during the write operation, or when writing during the read operation.




Fig. 11 Timer block diagram

**Timer X**

Timer X is a 16-bit timer that can be selected in one of four modes and can be controlled the timer X write and the real time port by setting the timer X mode register.

**Timer mode**

The timer counts  $f(XIN)/16$  (or  $f(XCIN)/16$  in low-speed mode).

**Pulse output mode**

Each time the timer underflows, a signal output from the CNTR0 pin is inverted. Except for this, the operation in pulse output mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P54 direction register to output mode.

**Event counter mode**

The timer counts signals input through the CNTR0 pin. Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P54 direction register to input mode.

**Pulse width measurement mode**

The count source is  $f(XIN)/16$  (or  $f(XCIN)/16$  in low-speed mode). If CNTR0 active edge switch bit is "0", the timer counts while the input signal of CNTR0 pin is at "H". If it is "1", the timer counts while the input signal of CNTR0 pin is at "L". When using a timer in this mode, set the corresponding port P54 direction register to input mode.

**Timer X Write Control**

If the timer X write control bit is "0", when the value is written in the address of timer X, the value is loaded in the timer X and the latch at the same time.

If the timer X write control bit is "1", when the value is written in the address of timer X, the value is loaded only in the latch. The value in the latch is loaded in timer X after timer X underflows.

If the value is written in latch only, unexpected value may be set in the high-order counter when the writing in high-order latch and the underflow of timer X are performed at the same timing.

**Note on CNTR0 Interrupt Active Edge Selection**

CNTR0 interrupt active edge depends on the CNTR0 active edge switch bit.

**Real Time Port Control**

While the real time port function is valid, data for the real time port are output from ports P60 and P61 each time the timer X underflows. (However, after rewriting a data for real time port, if the real time port control bit is changed from "0" to "1", data is output without the timer X.) If the data for the real time port is changed while the real time port function is valid, the changed data are output at the next underflow of timer X.

Before using this function, set the corresponding port direction registers to output mode.




Fig. 12 Structure of timer X mode register

## Timer Y

Timer Y is a 16-bit timer that can be selected in one of four modes.

### Timer mode

The timer counts  $f(XIN)/16$  (or  $f(XCIN)/16$  in low-speed mode).

### Period measurement mode

CNTR1 interrupt request is generated at rising/falling edge of CNTR1 pin input signal. Simultaneously, the value in timer Y latch is reloaded in timer Y and timer Y continues counting down. /Except for the above-mentioned, the operation in period measurement mode is the same as in timer mode.

The timer value just before the reloading at rising/falling of CNTR1 pin input signal is retained until the timer Y is read once after the reload.

The rising/falling timing of CNTR1 pin input signal is found by CNTR1 interrupt. When using a timer in this mode, set the corresponding port P55 direction register to input mode.

### Event counter mode

The timer counts signals input through the CNTR1 pin.

Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P55 direction register to input mode.

### Pulse width HL continuously measurement mode

CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal. Except for this, the operation in pulse width HL continuously measurement mode is the same as in period measurement mode. When using a timer in this mode, set the corresponding port P55 direction register to input mode.

## Note on CNTR1 Interrupt Active Edge Selection

CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit. However, in pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.




Fig. 13 Structure of timer Y mode register



**Timer 1, Timer 2, Timer 3**

Timer 1, timer 2, and timer 3 are 8-bit timers. The count source for each timer can be selected by timer 123 mode register. The timer latch value is not affected by a change of the count source. However, because changing the count source may cause an inadvertent count down of the timer. Therefore, rewrite the value of timer whenever the count source is changed.

**Timer 2 Write Control**

If the timer 2 write control bit is "0", when the value is written in the address of timer 2, the value is loaded in the timer 2 and the latch at the same time.

If the timer 2 write control bit is "1", when the value is written in the address of timer 2, the value is loaded only in the latch. The value in the latch is loaded in timer 2 after timer 2 underflows.

**Timer 2 Output Control**

When the timer 2 (TOUT) is output enabled, an inversion signal from pin TOUT is output each time timer 2 underflows.

In this case, set the port P56 shared with the port TOUT to the output mode.

**Note on Timer 1 to Timer 3**

When the count source of timer 1 to 3 is changed, the timer counting value may be changed large because a thin pulse is generated in count input of timer. If timer 1 output is selected as the count source of timer 2 or timer 3, when timer 1 is written, the counting value of timer 2 or timer 3 may be changed large because a thin pulse is generated in timer 1 output.

Therefore, set the value of timer in the order of timer 1, timer 2 and timer 3 after the count source selection of timer 1 to 3.




Fig. 14 Structure of timer 123 mode register

EOL announcement

**SERIAL I/O1**

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O1. A dedicated timer (baud rate generator) is also provided for baud rate generation.

**Clock Synchronous Serial I/O1 Mode**

Clock synchronous serial I/O1 mode can be selected by setting the mode selection bit of the serial I/O1 control register to "1". For clock synchronous serial I/O1, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB (address 001816).




Fig. 15 Block diagram of clock synchronous serial I/O1




Fig. 16 Operation of clock synchronous serial I/O1 function

### Asynchronous Serial I/O1 (UART) Mode

Clock asynchronous serial I/O1 mode (UART) can be selected by clearing the serial I/O1 mode selection bit of the serial I/O1 control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer regis-

ter, but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.

The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.




Fig. 17 Block diagram of UART serial I/O1




Fig. 18 Operation of UART serial I/O1 function

**Serial I/O1 Control Register (SIO1CON) 001A16**

The serial I/O1 control register contains eight control bits for the serial I/O1 function.

**UART Control Register (UARTCON) 001B16**

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer. One bit in this register (bit 4) is always valid and sets the output structure of the P45/TxD pin.

**Serial I/O1 Status Register (SIO1STS) 001916**

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O enable bit SIOE (bit 7 of the Serial I/O Control Register) also clears all the status flags, including the error flags.

All bits of the serial I/O1 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to "1", the transmit shift register shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

**Transmit Buffer/Receive Buffer Register (TB/RB) 001816**

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer register is write-only and the receive buffer register is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer register is "0".

**Baud Rate Generator (BRG) 001C16**

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by  $1/(n + 1)$ , where n is the value written to the baud rate generator.




Fig. 19 Structure of serial I/O1 control registers

**SERIAL I/O2**

The serial I/O2 function can be used only for clock synchronous serial I/O.

For clock synchronous serial I/O2 the transmitter and the receiver must use the same clock. If the internal clock is used, transfer is started by a write signal to the serial I/O2 register.

**Serial I/O2 Control Register (SIO2CON) 001D16**

The serial I/O2 control register contains 7 bits which control various serial I/O functions.




Fig. 20 Structure of serial I/O2 control register




Fig. 21 Block diagram of serial I/O2 function




Fig. 22 Timing of serial I/O2 function

EOL announced

**LCD DRIVE CONTROL CIRCUIT**

The 3820 group has the built-in Liquid Crystal Display (LCD) drive control circuit consisting of the following.

- LCD display RAM
- Segment output enable register
- LCD mode register
- Selector
- Timing controller
- Common driver
- Segment driver
- Bias control circuit


A maximum of 40 segment output pins and 4 common output pins can be used.

Up to 160 pixels can be controlled for LCD display. When the LCD enable bit is set to "1" after data is set in the LCD mode register,

the segment output enable register and the LCD display RAM, the LCD drive control circuit starts reading the display data automatically, performs the bias control and the duty ratio control, and displays the data on the LCD panel.

**Table 2. Maximum number of display pixels at each duty ratio**

Duty ratio	Maximum number of display pixel
2	80 dots or 8 segment LCD 10 digits
3	120 dots or 8 segment LCD 15 digits
4	160 dots or 8 segment LCD 20 digits



**Fig. 23 Structure of segment output enable register and LCD mode register**






Fig. 24 Block diagram of LCD controller/driver

**Bias Control and Applied Voltage to LCD Power Input Pins**

To the LCD power input pins (VL1–VL3), apply the voltage shown in Table 3 according to the bias value.

Select a bias value by the bias control bit (bit 2 of the LCD mode register).

**Common Pin and Duty Ratio Control**

The common pins (COM0–COM3) to be used are determined by duty ratio.

Select duty ratio by the duty ratio selection bits (bits 0 and 1 of the LCD mode register).

**Table 3. Bias control and applied voltage to VL1–VL3**

Bias value	Voltage value
1/3 bias	VL3=VLCD VL2=2/3 VLCD VL1=1/3 VLCD
1/2 bias	VL3=VLCD VL2=VL1=1/2 VLCD


**Note 1 :** VLCD is the maximum value of supplied voltage for the LCD panel.

**Table 4. Duty ratio control and common pins used**

Duty ratio	Duty ratio selection bit		Common pins used
	Bit 1	Bit 0	
2	0	1	COM0, COM1 (Note 1)
3	1	0	COM0–COM2 (Note 2)
4	1	1	COM0–COM3

**Notes 1 :** COM2 and COM3 are open

**2 :** COM3 is open



**Fig. 25** Example of circuit at each bias

**LCD Display RAM**

Address 0040<sub>16</sub> to 0053<sub>16</sub> is the designated RAM for the LCD display. When "1" are written to these addresses, the corresponding segments of the LCD display panel are turned on.

**LCD Drive Timing**

The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can be determined with the following equation;

$$f(\text{LCDCK}) = \frac{\text{(frequency of count source for LCDCK)}}{\text{(divider division ratio for LCD)}}$$

$$\text{Frame frequency} = \frac{f(\text{LCDCK})}{\text{duty ratio}}$$

Address \ Bit	Bit							
	7	6	5	4	3	2	1	0
	COM3	COM2	COM1	COM0	COM3	COM2	COM1	COM0
0040 <sub>16</sub>	SEG1				SEG0			
0041 <sub>16</sub>	SEG3				SEG2			
0042 <sub>16</sub>	SEG5				SEG4			
0043 <sub>16</sub>	SEG7				SEG6			
0044 <sub>16</sub>	SEG9				SEG8			
0045 <sub>16</sub>	SEG11				SEG10			
0046 <sub>16</sub>	SEG13				SEG12			
0047 <sub>16</sub>	SEG15				SEG14			
0048 <sub>16</sub>	SEG17				SEG16			
0049 <sub>16</sub>	SEG19				SEG18			
004A <sub>16</sub>	SEG21				SEG20			
004B <sub>16</sub>	SEG23				SEG22			
004C <sub>16</sub>	SEG25				SEG24			
004D <sub>16</sub>	SEG27				SEG26			
004E <sub>16</sub>	SEG29				SEG28			
004F <sub>16</sub>	SEG31				SEG30			
0050 <sub>16</sub>	SEG33				SEG32			
0051 <sub>16</sub>	SEG35				SEG34			
0052 <sub>16</sub>	SEG37				SEG36			
0053 <sub>16</sub>	SEG39				SEG38			

Fig. 26 LCD display RAM map




Fig. 27 LCD drive waveform (1/2 bias)




Fig. 28 LCD drive waveform (1/3 bias)

**WATCHDOG TIMER**

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away).

The watchdog timer consists of an 8-bit watchdog timer L and a 6-bit watchdog timer H.

**Initial Value of Watchdog Timer**

At reset or when writing data into the watchdog timer control register, the watchdog timer H is set to "3F16" and the watchdog timer L is set to "FF16". As a write instruction, it is possible to use any instruction that can cause a write signal such as STA, LDM and CLB. Write data except bit 7 has no significance and the above value is set independently.

**Watchdog Timer Operation**

The watchdog timer stops at reset and starts a countdown by writing to the watchdog timer control register. When the watchdog timer H underflows, an internal reset occurs, and the reset status is released after waiting the reset release time.

Then the program executes from the reset vector address.

Usually, a program is designed so that data can be written into the watchdog timer control register before the watchdog timer H underflows. If data is not written once into the watchdog timer control register, the watchdog timer does not function.

At execution of the STP instruction, both clock and watchdog timer stops. At the same time that the stop mode is released, the watchdog timer restarts a count (Note). On the other hand, at execution of the WIT instruction, the watchdog timer does not stop.

The time from execution of writing to the watchdog timer control register until an underflow of the watchdog timer register H is as follows: (When bit 7 of the watchdog timer control register is "0")

- Middle / High-speed mode (f(XIN)=8 MHz) ..... 32.768 ms
- Low-speed mode (f(XCIN)=32 kHz) ..... 8.19 s

**Note:** During the stop release wait time [XIN (or XCIN) : about 8200 clock cycles], the watchdog timer counts.

Accordingly, does not underflow the watchdog timer H.




Fig. 29 Watchdog timer block diagram




Fig. 30 Structure of watchdog timer control register

### $\phi$ CLOCK OUTPUT FUNCTION

The internal system clock  $\phi$  can be output from port P41 by setting the  $\phi$  output control register. Set bit 1 of the port P4 direction register to when outputting  $\phi$  clock.




Fig. 31 Structure of  $\phi$  output control register

EOL announced

**RESET CIRCUIT**

To reset the microcomputer,  $\overline{\text{RESET}}$  pin should be held at an “L” level for 2  $\mu\text{s}$  or more. Then the  $\overline{\text{RESET}}$  pin is returned to an “H” level (the power source voltage should be between 2.5 V and 5.5 V, and the oscillation should be stable), reset is released. In order to give the  $X_{\text{IN}}$  clock time to stabilize, internal operation does not begin until after 8200  $X_{\text{IN}}$  clock cycles (timer 1 and timer 2 are connected together and 512 cycles of  $f(X_{\text{IN}})/16$ ) are complete. After the reset is completed, the program starts from the address contained in address  $\text{FFFD}_{16}$  (high-order byte) and address  $\text{FFFC}_{16}$  (low-order byte).

Make sure that the reset input voltage is less than 0.5 V for  $V_{\text{CC}}$  of 2.5 V (Extended operating temperature version: the reset input voltage is less than 0.6V for  $V_{\text{CC}}$  of 3.0V).




Fig. 32 Example of reset circuit

	Address	Register contents
(1) Port P0 direction register	(0001 <sub>16</sub> ) •••	00 <sub>16</sub>
(2) Port P1 direction register	(0003 <sub>16</sub> ) •••	00 <sub>16</sub>
(3) Port P2 direction register	(0005 <sub>16</sub> ) •••	00 <sub>16</sub>
(4) Port P4 direction register	(0009 <sub>16</sub> ) •••	00 <sub>16</sub>
(5) Port P5 direction register	(000B <sub>16</sub> ) •••	00 <sub>16</sub>
(6) Port P6 direction register	(000D <sub>16</sub> ) •••	00 <sub>16</sub>
(7) Port P7 direction register	(000F <sub>16</sub> ) •••	00 <sub>16</sub>
(8) PULL register A	(0016 <sub>16</sub> ) •••	0 0 0 0 1 0 1 1
(9) PULL register B	(0017 <sub>16</sub> ) •••	00 <sub>16</sub>
(10) Serial I/O1 status register	(0019 <sub>16</sub> ) •••	1 0 0 0 0 0 0 0
(11) Serial I/O1 control register	(001A <sub>16</sub> ) •••	00 <sub>16</sub>
(12) UART control register	(001B <sub>16</sub> ) •••	1 1 1 0 0 0 0 0
(13) Serial I/O2 control register	(001D <sub>16</sub> ) •••	00 <sub>16</sub>
(14) Timer X (low-order)	(0020 <sub>16</sub> ) •••	FF <sub>16</sub>
(15) Timer X (high-order)	(0021 <sub>16</sub> ) •••	FF <sub>16</sub>
(16) Timer Y (low-order)	(0022 <sub>16</sub> ) •••	FF <sub>16</sub>
(17) Timer Y (high-order)	(0023 <sub>16</sub> ) •••	FF <sub>16</sub>
(18) Timer 1	(0024 <sub>16</sub> ) •••	FF <sub>16</sub>
(19) Timer 2	(0025 <sub>16</sub> ) •••	01 <sub>16</sub>
(20) Timer 3	(0026 <sub>16</sub> ) •••	FF <sub>16</sub>
(21) Timer X mode register	(0027 <sub>16</sub> ) •••	00 <sub>16</sub>
(22) Timer Y mode register	(0028 <sub>16</sub> ) •••	00 <sub>16</sub>
(23) Timer 123 mode register	(0029 <sub>16</sub> ) •••	00 <sub>16</sub>
(24) $\phi$ output control register	(002A <sub>16</sub> ) •••	00 <sub>16</sub>
(25) Watchdog timer control register	(0037 <sub>16</sub> ) •••	0 1 1 1 1 1 1 1
(26) Segment output enable register	(0038 <sub>16</sub> ) •••	00 <sub>16</sub>
(27) LCD mode register	(0039 <sub>16</sub> ) •••	00 <sub>16</sub>
(28) Interrupt edge selection register	(003A <sub>16</sub> ) •••	00 <sub>16</sub>
(29) CPU mode register	(003B <sub>16</sub> ) •••	0 1 0 0 1 0 0 0
(30) Interrupt request register 1	(003C <sub>16</sub> ) •••	00 <sub>16</sub>
(31) Interrupt request register 2	(003D <sub>16</sub> ) •••	00 <sub>16</sub>
(32) Interrupt control register 1	(003E <sub>16</sub> ) •••	00 <sub>16</sub>
(33) Interrupt control register 2	(003F <sub>16</sub> ) •••	00 <sub>16</sub>
(34) Processor status register	(PS)	x x x x x 1 x x
(35) Program counter	(PC <sub>H</sub> )	Contents of address $\text{FFFD}_{16}$
	(PC <sub>L</sub> )	Contents of address $\text{FFFC}_{16}$

Note. x : Undefined  
The contents of all other registers and RAM are undefined at poweron reset, so they must be initialized by software.

Fig. 33 Internal state of microcomputer immediately after reset






Fig. 34 Reset sequence

EOL announcement

## CLOCK GENERATING CIRCUIT

The 3820 group has two built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between XCIN and XCOUT.

To supply a clock signal externally, input it to the XIN pin and make the XOUT pin open. The sub-clock XCIN-XCOUT oscillation circuit cannot directly input clocks that are externally generated. Accordingly, be sure to cause an external resonator to oscillate.

Immediately after poweron, only the XIN oscillation circuit starts oscillating, and XCIN and XCOUT pins function as I/O ports. The pull-up resistor of XCIN and XCOUT pins must be made invalid to use the sub-clock.

## Frequency Control

### Middle-speed mode

The internal clock  $\phi$  is the frequency of XIN divided by 8. After reset, this mode is selected.

### High-speed mode

The internal clock  $\phi$  is half the frequency of XIN.

### Low-speed mode

- The internal clock  $\phi$  is half the frequency of XCIN.
- A low-power consumption operation can be realized by stopping the main clock XIN in this mode. To stop the main clock, set bit 5 of the CPU mode register to "1".  
When the main clock XIN is restarted, set enough time for oscillation to stabilize by programming.

**Note:** If you switch the mode between middle/high-speed and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub-clock to stabilize, especially immediately after poweron and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that  $f(XIN) > 3f(XCIN)$ .

## Oscillation Control

### Stop mode

If the STP instruction is executed, the internal clock  $\phi$  stops at an "H" level, and XIN and XCIN oscillators stop. Timer 1 is set to "FF16" and timer 2 is set to "0116".

Either XIN or XCIN divided by 16 is input to timer 1 as count source, and the output of timer 1 is connected to timer 2.

The bits of the timer 123 mode register except bit 4 are cleared to "0". Set the timer 1 and timer 2 interrupt enable bits to disabled ("0") before executing the STP instruction.

Oscillator restarts at reset or when an external interrupt is received, but the internal clock  $\phi$  is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize.

### Wait mode

If the WIT instruction is executed, the internal clock  $\phi$  stops at an "H" level. The states of XIN and XCIN are the same as the state before the executing the WIT instruction. The internal clock restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.




Fig. 35 Ceramic resonator circuit




Fig. 36 External clock input circuit




Fig. 37 Clock generating circuit block diagram




Fig. 38 State transitions of internal clock  $\phi$

## NOTES ON PROGRAMMING

### Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution.

In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

### Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

### Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. Only the ADC and SBC instructions yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred. Initialize the carry flag before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

### Timers

If a value  $n$  (between 0 and 255) is written to a timer latch, the frequency division ratio is  $1/(n + 1)$ .

### Multiplication and Division Instructions

The index mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.

The execution of these instructions does not change the contents of the processor status register.

### Ports

The contents of the port direction registers cannot be read.

The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register

Use instructions such as LDM and STA, etc., to set the port direction registers.

### Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the  $\overline{\text{SRDY}}$  signal, set the transmit enable bit, the receive enable bit, and the  $\overline{\text{SRDY}}$  output enable bit to "1".

Serial I/O1 continues to output the final bit from the TxD pin after transmission is completed. The SOUT2 pin from serial I/O2 goes to high impedance after transmission is completed.

### Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal clock  $\phi$  by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock  $\phi$  is half of the  $X_{IN}$  frequency.

**DATA REQUIRED FOR MASK ORDERS**

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mask Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies)

**ROM PROGRAMMING METHOD**

The built-in PROM of the blank One Time PROM version and built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Package	Name of Programming Adapter
80P6N-A	PCA4738F-80A
80P6S-A	PCA4738G-80
80P6D-A	PCA4738H-80
80D0	PCA4738L-80A

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 39 is recommended to verify programming.




Fig. 39 Programming and testing of One Time PROM version

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
VCC	Power source voltage	All voltages are based on VSS. Output transistors are cut off.	-0.3 to 7.0	V
VI	Input voltage P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60, P61, P70, P71		-0.3 to VCC +0.3	V
VI	Input voltage VL1		-0.3 to VL2	V
VI	Input voltage VL2		VL1 to VL3	V
VI	Input voltage VL3		VL2 to VCC +0.3	V
VI	Input voltage RESET, XIN		-0.3 to VCC +0.3	V
VO	Output voltage P00-P07, P10-P17		At output port	-0.3 to VCC +0.3
VO	Output voltage P30-P37	At segment output	-0.3 to VL3 +0.3	V
VO	Output voltage P20-P27, P41-P47, P50-P57, P60, P61, P70, P71	At segment output	-0.3 to VL3 +0.3	V
VO	Output voltage SEG0-SEG15		-0.3 to VL3 +0.3	V
VO	Output voltage XOUT		-0.3 to VCC +0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

**RECOMMENDED OPERATING CONDITIONS** (VCC = 2.5 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted.)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
VCC	Power source voltage	High-speed mode f(XIN)=8 MHz	4.0	5.0	5.5	V
		Middle-speed mode f(XIN)=8 MHz	2.5	5.0	5.5	
		Low-speed mode	2.5	5.0	5.5	
VSS	Power source voltage		0		V	
VIH	"H" input voltage	P00-P07, P10-P17, P30-P37, P41, P45, P47, P51, P53, P56, P61, P70, P71 (CM4=0)	0.7 VCC		VCC	V
VIH	"H" input voltage	P20-P27, P42-P44, P46, P50, P52, P54, P55, P57, P60	0.8 VCC		VCC	V
VIH	"H" input voltage	RESET	0.8 VCC		VCC	V
VIH	"H" input voltage	XIN	0.8 VCC		VCC	V
VIL	"L" input voltage	P00-P07, P10-P17, P30-P37, P40, P41, P45, P47, P51, P53, P56, P61, P70, P71 (CM4=0)	0		0.3 VCC	V
VIL	"L" input voltage	P20-P27, P42-P44, P46, P50, P52, P54, P55, P57, P60	0		0.2 VCC	V
VIL	"L" input voltage	RESET	0		0.2 VCC	V
VIL	"L" input voltage	XIN	0		0.2 VCC	V

**RECOMMENDED OPERATING CONDITIONS** ( $V_{CC} = 2.5$  to  $5.5$  V,  $T_a = -20$  to  $85$  °C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$\Sigma I_{OH(peak)}$	"H" total peak output current P00–P07, P10–P17, P20–P27 (Note 1)			–40	mA
$\Sigma I_{OH(peak)}$	"H" total peak output current P41–P47, P50–P57, P60, P61, P70, P71 (Note 1)			–40	mA
$\Sigma I_{OL(peak)}$	"L" total peak output current P00–P07, P10–P17, P20–P27 (Note 1)			40	mA
$\Sigma I_{OL(peak)}$	"L" total peak output current P41–P47, P50–P57, P60, P61, P70, P71 (Note 1)			40	mA
$\Sigma I_{OH(avg)}$	"H" total average output current P00–P07, P10–P17, P20–P27 (Note 1)			–20	mA
$\Sigma I_{OH(avg)}$	"H" total average output current P41–P47, P50–P57, P60, P61, P70, P71 (Note 1)			–20	mA
$\Sigma I_{OL(avg)}$	"L" total average output current P00–P07, P10–P17, P20–P27 (Note 1)			20	mA
$\Sigma I_{OL(avg)}$	"L" total average output current P41–P47, P50–P57, P60, P61, P70, P71 (Note 1)			20	mA
$I_{OH(peak)}$	"H" peak output current P00–P07, P10–P17, P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note 2)			–5	mA
$I_{OL(peak)}$	"L" peak output current P00–P07, P10–P17 (Note 2)			5	mA
$I_{OL(peak)}$	"L" peak output current P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note 2)			10	mA
$I_{OH(avg)}$	"H" average output current P00–P07, P10–P17 (Note 3)			–1.0	mA
$I_{OH(avg)}$	"H" average output current P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note 3)			–2.5	mA
$I_{OL(avg)}$	"L" average output current P00–P07, P10–P17 (Note 3)			2.5	mA
$I_{OL(avg)}$	"L" average output current P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note 3)			5.0	mA
$f(CNTR_0)$ $f(CNTR_1)$	Clock input frequency for timers X and Y (duty cycle 50 %)	$4.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$		4.0	MHz
		$V_{CC} \leq 4.0\text{ V}$		$(2XV_{CC})-4$	MHz
$f(X_{IN})$	Main clock input oscillation frequency (Note 4)	High-speed mode ( $4.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ )		8.0	MHz
		High-speed mode ( $V_{CC} \leq 4.0\text{ V}$ )		$(4XV_{CC})-8$	MHz
		Middle-speed mode		8.0	MHz
$f(X_{CIN})$	Sub-clock input oscillation frequency (Note 4, 5)		32.768	50	kHz

- Notes**
- 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.
  - 2: The peak output current is the peak current flowing in each port.
  - 3: The average output current is an average value measured over 100 ms.
  - 4: When the oscillation frequency has a duty cycle of 50 %.
  - 5: When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency  $f(X_{CIN})$  is less than  $f(X_{IN})/3$ .



**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 4.0$  to  $5.5$  V,  $T_a = -20$  to  $85$  °C, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VOH	"H" output voltage P00–P07, P10–P17, P30–P37	IOH = –0.1 mA	VCC–2.0			V
		IOH = –25 $\mu$ A VCC = 2.5 V	VCC–1.0			V
VOH	"H" output voltage P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note 1)	IOH = –5 mA	VCC–2.0			V
		IOH = –1.25 mA	VCC–0.5			V
		IOH = –1.25 mA VCC = 2.5 V	VCC–1.0			V
VOL	"L" output voltage P00–P07, P10–P17, P30–P37	IOL = 5 mA			2.0	V
		IOL = 1.25 mA			0.5	V
		IOL = 1.25 mA VCC = 2.5 V			1.0	V
VOL	"L" output voltage P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note 1)	IOL = 10 mA			2.0	V
		IOL = 2.5 mA			0.5	V
		IOL = 2.5 mA VCC = 2.5 V			1.0	V
VT+ – VT–	Hysteresis CNTR0, CNTR1, INT0–INT3, P20–P27			0.5		V
VT+ – VT–	Hysteresis RxD, SCLK1, SIN2, SCLK2			0.5		V
VT+ – VT–	Hysteresis $\overline{\text{RESET}}$	$\overline{\text{RESET}}$ : VCC=2.5 V to 5.5 V		0.5		V
IIH	"H" input current P00–P07, P10–P17, P30–P37	VI = VCC Pull-downs "off"			5.0	$\mu$ A
		VCC= 5.0 V, VI = VCC Pull-downs "on"	30	70	140	$\mu$ A
		VCC= 3.0 V, VI = VCC Pull-downs "on"	6.0	25	45	$\mu$ A
IIH	"H" input current P20–P27, P40–P47, P50–P57, P60, P61, P70, P71	VI = VCC			5.0	$\mu$ A
IIH	"H" input current $\overline{\text{RESET}}$	VI = VCC			5.0	$\mu$ A
IIH	"H" input current XIN	VI = VCC		4.0		$\mu$ A
IIL	"L" input current P00–P07, P10–P17, P30–P37, P40, P70				–5.0	$\mu$ A
IIL	"L" input current P20–P27, P41–P47, P50–P57, P60, P61, P71	VI = VSS Pull-ups "off"			–5.0	$\mu$ A
		VCC= 5.0 V, VI = VSS Pull-ups "on"	–30	–70	–140	$\mu$ A
		VCC= 3.0 V, VI = VSS Pull-ups "on"	–6	–25	–45	$\mu$ A
IIL	"L" input current $\overline{\text{RESET}}$	VI = VSS			–5.0	$\mu$ A
IIL	"L" input current XIN	VI = VSS		–4.0		$\mu$ A
VRAM	RAM hold voltage	When clock is stopped	2.0		5.5	V

**Note :** When "1" is set to port XC switch bit (bit 4 of address 003B16) of CPU mode register, the drive ability of port P70 is different from the value above mentioned.

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 2.5$  to  $5.5$  V,  $T_a = -20$  to  $85$  °C, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
I <sub>CC</sub>	Power source current	<ul style="list-style-type: none"> <li>High-speed mode, <math>V_{CC} = 5</math> V</li> <li><math>f(X_{IN}) = 8</math> MHz</li> <li><math>f(X_{CIN}) = 32.768</math> kHz</li> <li>Output transistors "off"</li> </ul>		6.4	13	mA
		<ul style="list-style-type: none"> <li>High-speed mode, <math>V_{CC} = 5</math> V</li> <li><math>f(X_{IN}) = 8</math> MHz (in WIT state)</li> <li><math>f(X_{CIN}) = 32.768</math> kHz</li> <li>Output transistors "off"</li> </ul>		1.6	3.2	mA
		<ul style="list-style-type: none"> <li>Low-speed mode, <math>V_{CC} = 5</math> V, <math>T_a \leq 55</math>°C</li> <li><math>f(X_{IN}) =</math> stopped</li> <li><math>f(X_{CIN}) = 32.768</math> kHz</li> <li>Output transistors "off"</li> </ul>		25	36	μA
		<ul style="list-style-type: none"> <li>Low-speed mode, <math>V_{CC} = 5</math> V, <math>T_a = 25</math>°C</li> <li><math>f(X_{IN}) =</math> stopped</li> <li><math>f(X_{CIN}) = 32.768</math> kHz (in WIT state)</li> <li>Output transistors "off"</li> </ul>		7.0	14.0	μA
		<ul style="list-style-type: none"> <li>Low-speed mode, <math>V_{CC} = 3</math> V, <math>T_a \leq 55</math>°C</li> <li><math>f(X_{IN}) =</math> stopped</li> <li><math>f(X_{CIN}) = 32.768</math> kHz</li> <li>Output transistors "off"</li> </ul>		15	22	μA
		<ul style="list-style-type: none"> <li>Low-speed mode, <math>V_{CC} = 3</math> V, <math>T_a = 25</math>°C</li> <li><math>f(X_{IN}) =</math> stopped</li> <li><math>f(X_{CIN}) = 32.768</math> kHz (in WIT state)</li> <li>Output transistors "off"</li> </ul>		4.5	9.0	μA
		All oscillation stopped (in STP state) Output transistors "off"	$T_a = 25$ °C		0.1	1.0
$T_a = 85$ °C				10		

**TIMING REQUIREMENTS 1** ( $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0$  V,  $T_a = -20$  to  $85$  °C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$t_w(\overline{\text{RESET}})$	Reset input "L" pulse width	2			$\mu\text{s}$
$t_c(X_{IN})$	Main clock input cycle time ( $X_{IN}$ input)	125			ns
$t_wH(X_{IN})$	Main clock input "H" pulse width	45			ns
$t_wL(X_{IN})$	Main clock input "L" pulse width	40			ns
$t_c(\text{CNTR})$	CNTR0, CNTR1 input cycle time	250			ns
$t_wH(\text{CNTR})$	CNTR0, CNTR1 input "H" pulse width	105			ns
$t_wL(\text{CNTR})$	CNTR0, CNTR1 input "L" pulse width	105			ns
$t_wH(\text{INT})$	INT0 to INT3 input "H" pulse width	80			ns
$t_wL(\text{INT})$	INT0 to INT3 input "L" pulse width	80			ns
$t_c(\text{SCLK1})$	Serial I/O1 clock input cycle time (Note)	800			ns
$t_wH(\text{SCLK1})$	Serial I/O1 clock input "H" pulse width (Note)	370			ns
$t_wL(\text{SCLK1})$	Serial I/O1 clock input "L" pulse width (Note)	370			ns
$t_{su}(\text{RXD-SCLK1})$	Serial I/O1 input set up time	220			ns
$t_h(\text{SCLK1-RXD})$	Serial I/O1 input hold time	100			ns
$t_c(\text{SCLK2})$	Serial I/O2 clock input cycle time	1000			ns
$t_wH(\text{SCLK2})$	Serial I/O2 clock input "H" pulse width	400			ns
$t_wL(\text{SCLK2})$	Serial I/O2 clock input "L" pulse width	400			ns
$t_{su}(\text{SIN2-SCLK2})$	Serial I/O2 input set up time	200			ns
$t_h(\text{SCLK2-SIN2})$	Serial I/O2 input hold time	200			ns

**Note:** When  $f(X_{IN}) = 8$  MHz and bit 6 of address 001A16 is "1" (clock synchronous).  
Divide this value by four when  $f(X_{IN}) = 8$  MHz and bit 6 of address 001A16 is "0" (UART).

**TIMING REQUIREMENTS 2** ( $V_{CC} = 2.5$  to  $4.0$  V,  $V_{SS} = 0$  V,  $T_a = -20$  to  $85$  °C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$t_w(\overline{\text{RESET}})$	Reset input "L" pulse width	2			$\mu\text{s}$
$t_c(X_{IN})$	Main clock input cycle time ( $X_{IN}$ input)	125			ns
$t_wH(X_{IN})$	Main clock input "H" pulse width	45			ns
$t_wL(X_{IN})$	Main clock input "L" pulse width	40			ns
$t_c(\text{CNTR})$	CNTR0, CNTR1 input cycle time	500/ ( $V_{CC}-2$ )			ns
$t_wH(\text{CNTR})$	CNTR0, CNTR1 input "H" pulse width	250/ ( $V_{CC}-2$ )-20			ns
$t_wL(\text{CNTR})$	CNTR0, CNTR1 input "L" pulse width	250/ ( $V_{CC}-2$ )-20			ns
$t_wH(\text{INT})$	INT0 to INT3 input "H" pulse width	230			ns
$t_wL(\text{INT})$	INT0 to INT3 input "L" pulse width	230			ns
$t_c(\text{SCLK1})$	Serial I/O1 clock input cycle time (Note)	2000			ns
$t_wH(\text{SCLK1})$	Serial I/O1 clock input "H" pulse width (Note)	950			ns
$t_wL(\text{SCLK1})$	Serial I/O1 clock input "L" pulse width (Note)	950			ns
$t_{su}(\text{RXD-SCLK1})$	Serial I/O1 input set up time	400			ns
$t_h(\text{SCLK1-RXD})$	Serial I/O1 input hold time	200			ns
$t_c(\text{SCLK2})$	Serial I/O2 clock input cycle time	2000			ns
$t_wH(\text{SCLK2})$	Serial I/O2 clock input "H" pulse width	950			ns
$t_wL(\text{SCLK2})$	Serial I/O2 clock input "L" pulse width	950			ns
$t_{su}(\text{SIN2-SCLK2})$	Serial I/O2 input set up time	400			ns
$t_h(\text{SCLK2-SIN2})$	Serial I/O2 input hold time	300			ns

**Note:** When  $f(X_{IN}) = 2$  MHz and bit 6 of address 001A16 is "1" (clock synchronous).  
Divide this value by four when  $f(X_{IN}) = 2$  MHz and bit 6 of address 001A16 is "0" (UART).

**SWITCHING CHARACTERISTICS 1** ( $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0$  V,  $T_a = -20$  to  $85$  °C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
twH(SCLK1)	Serial I/O1 clock output "H" pulse width	$t_{c(SCLK1)}/2-30$			ns
twL(SCLK1)	Serial I/O1 clock output "L" pulse width	$t_{c(SCLK1)}/2-30$			ns
td(SCLK1-TxD)	Serial I/O1 output delay time (Note 1)			140	ns
tv(SCLK1-TxD)	Serial I/O1 output valid time (Note 1)	-30			ns
tr(SCLK1)	Serial I/O1 clock output rising time			30	ns
tf(SCLK1)	Serial I/O1 clock output falling time			30	ns
twH(SCLK2)	Serial I/O2 clock output "H" pulse width	$t_{c(SCLK2)}/2-160$			ns
twL(SCLK2)	Serial I/O2 clock output "L" pulse width	$t_{c(SCLK2)}/2-160$			ns
td(SCLK2-SOUT2)	Serial I/O2 output delay time			$0.2 \times t_{c(SCLK2)}$	ns
tv(SCLK2-SOUT2)	Serial I/O2 output valid time	0			ns
tf(SCLK2)	Serial I/O2 clock output falling time			40	ns
tr(CMOS)	CMOS output rising time (Note 2)		10	30	ns
tf(CMOS)	CMOS output falling time (Note 2)		10	30	ns

**Notes1:** When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

**2:** XOUT and XCOUT pins are excluded.

**SWITCHING CHARACTERISTICS 2** ( $V_{CC} = 2.5$  to  $4.0$  V,  $V_{SS} = 0$  V,  $T_a = -20$  to  $85$  °C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
twH(SCLK1)	Serial I/O1 clock output "H" pulse width	$t_{c(SCLK1)}/2-50$			ns
twL(SCLK1)	Serial I/O1 clock output "L" pulse width	$t_{c(SCLK1)}/2-50$			ns
td(SCLK1-TxD)	Serial I/O1 output delay time (Note 1)			350	ns
tv(SCLK1-TxD)	Serial I/O1 output valid time (Note 1)	-30			ns
tr(SCLK1)	Serial I/O1 clock output rising time			50	ns
tf(SCLK1)	Serial I/O1 clock output falling time			50	ns
twH(SCLK2)	Serial I/O2 clock output "H" pulse width	$t_{c(SCLK2)}/2-240$			ns
twL(SCLK2)	Serial I/O2 clock output "L" pulse width	$t_{c(SCLK2)}/2-240$			ns
td(SCLK2-SOUT2)	Serial I/O2 output delay time			$0.2 \times t_{c(SCLK2)}$	ns
tv(SCLK2-SOUT2)	Serial I/O2 output valid time	0			ns
tf(SCLK2)	Serial I/O2 clock output falling time			50	ns
tr(CMOS)	CMOS output rising time (Note 2)		20	50	ns
tf(CMOS)	CMOS output falling time (Note 2)		20	50	ns

**Notes1:** When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

**2:** XOUT and XCOUT pins are excluded.

**ABSOLUTE MAXIMUM RATINGS (Extended Operating Temperature Version)**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Power source voltage		-0.3 to 7.0	V
V <sub>I</sub>	Input voltage P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60, P61, P70, P71	All voltages are based on V <sub>SS</sub> . Output transistors are cut off.	-0.3 to V <sub>CC</sub> +0.3	V
V <sub>I</sub>	Input voltage VL1		-0.3 to VL2	V
V <sub>I</sub>	Input voltage VL2		VL1 to VL3	V
V <sub>I</sub>	Input voltage VL3		VL2 to V <sub>CC</sub> +0.3	V
V <sub>I</sub>	Input voltage RESET, X <sub>IN</sub>		-0.3 to V <sub>CC</sub> +0.3	V
V <sub>O</sub>	Output voltage P00-P07, P10-P17		At output port	-0.3 to V <sub>CC</sub> +0.3
V <sub>O</sub>	Output voltage P30-P37	At segment output	-0.3 to VL3 +0.3	V
V <sub>O</sub>	Output voltage P20-P27, P41-P47, P50-P57, P60, P61, P70, P71	At segment output	-0.3 to VL3 +0.3	V
V <sub>O</sub>	Output voltage SEG0-SEG15		-0.3 to V <sub>CC</sub> +0.3	V
V <sub>O</sub>	Output voltage X <sub>OUT</sub>		-0.3 to VL3 +0.3	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25 °C	300	mW
T <sub>opr</sub>	Operating temperature		-40 to 85	°C
T <sub>stg</sub>	Storage temperature		-65 to 150	°C

**RECOMMENDED OPERATING CONDITIONS (Extended Operating Temperature Version)**

(V<sub>CC</sub> = 3.0 to 5.5 V, T<sub>a</sub> = -40 to -20 °C and V<sub>CC</sub> = 2.5 to 5.5 V, T<sub>a</sub> = -20 to 85 °C, unless otherwise noted.)

Symbol	Parameter		Limits			Unit	
			Min.	Typ.	Max.		
V <sub>CC</sub>	Power source voltage	High-speed mode f(X <sub>IN</sub> )=8 MHz	4.0	5.0	5.5	V	
		Middle-speed mode f(X <sub>IN</sub> )=8 MHz	T <sub>a</sub> = -20 to 85 °C	2.5	5.0		5.5
			T <sub>a</sub> = -40 to -20 °C	3.0	5.0		5.5
		Low-speed mode	T <sub>a</sub> = -20 to 85 °C	2.5	5.0		5.5
			T <sub>a</sub> = -40 to -20 °C	3.0	5.0		5.5
V <sub>SS</sub>	Power source voltage		0		V		
V <sub>IH</sub>	"H" input voltage	P00-P07, P10-P17, P30-P37, P41, P45, P47, P51, P53, P56, P61, P70, P71 (CM4=0)	0.7 V <sub>CC</sub>		V <sub>CC</sub>	V	
V <sub>IH</sub>	"H" input voltage	P20-P27, P42-P44, P46, P50, P52, P54, P55, P57, P60	0.8 V <sub>CC</sub>		V <sub>CC</sub>	V	
V <sub>IH</sub>	"H" input voltage	RESET	0.8 V <sub>CC</sub>		V <sub>CC</sub>	V	
V <sub>IH</sub>	"H" input voltage	X <sub>IN</sub>	0.8 V <sub>CC</sub>		V <sub>CC</sub>	V	
V <sub>IL</sub>	"L" input voltage	P00-P07, P10-P17, P30-P37, P40, P41, P45, P47, P51, P53, P56, P61, P70, P71 (CM4=0)	0		0.3 V <sub>CC</sub>	V	
V <sub>IL</sub>	"L" input voltage	P20-P27, P42-P44, P46, P50, P52, P54, P55, P57, P60	0		0.2 V <sub>CC</sub>	V	
V <sub>IL</sub>	"L" input voltage	RESET	0		0.2 V <sub>CC</sub>	V	
V <sub>IL</sub>	"L" input voltage	X <sub>IN</sub>	0		0.2 V <sub>CC</sub>	V	

**RECOMMENDED OPERATING CONDITIONS (Extended Operating Temperature Version)**

(VCC = 3.0 to 5.5 V, Ta = -40 to -20 °C and VCC = 2.5 to 5.5 V, Ta = -20 to 85 °C unless otherwise noted.)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
$\Sigma I_{OH}(\text{peak})$	"H" total peak output current	P00-P07, P10-P17, P20-P27 (Note 1)			-40	mA
$\Sigma I_{OH}(\text{peak})$	"H" total peak output current	P41-P47, P50-P57, P60, P61, P70, P71 (Note 1)			-40	mA
$\Sigma I_{OL}(\text{peak})$	"L" total peak output current	P00-P07, P10-P17, P20-P27 (Note 1)			40	mA
$\Sigma I_{OL}(\text{peak})$	"L" total peak output current	P41-P47, P50-P57, P60, P61, P70, P71 (Note 1)			40	mA
$\Sigma I_{OH}(\text{avg})$	"H" total average output current	P00-P07, P10-P17, P20-P27 (Note 1)			-20	mA
$\Sigma I_{OH}(\text{avg})$	"H" total average output current	P41-P47, P50-P57, P60, P61, P70, P71 (Note 1)			-20	mA
$\Sigma I_{OL}(\text{avg})$	"L" total average output current	P00-P07, P10-P17, P20-P27 (Note 1)			20	mA
$\Sigma I_{OL}(\text{avg})$	"L" total average output current	P41-P47, P50-P57, P60, P61, P70, P71 (Note 1)			20	mA
$I_{OH}(\text{peak})$	"H" peak output current	P00-P07, P10-P17, P20-P27, P41-P47, P50-P57, P60, P61, P70, P71 (Note 2)			-5	mA
$I_{OL}(\text{peak})$	"L" peak output current	P00-P07, P10-P17 (Note 2)			5	mA
$I_{OL}(\text{peak})$	"L" peak output current	P20-P27, P41-P47, P50-P57, P60, P61, P70, P71 (Note 2)			10	mA
$I_{OH}(\text{avg})$	"H" average output current	P00-P07, P10-P17 (Note 3)			-1.0	mA
$I_{OH}(\text{avg})$	"H" average output current	P20-P27, P41-P47, P50-P57, P60, P61, P70, P71 (Note 3)			-2.5	mA
$I_{OL}(\text{avg})$	"L" average output current	P00-P07, P10-P17 (Note 3)			2.5	mA
$I_{OL}(\text{avg})$	"L" average output current	P20-P27, P41-P47, P50-P57, P60, P61, P70, P71 (Note 3)			5.0	mA
$f(\text{CNTR}0)$ $f(\text{CNTR}1)$	Clock input frequency for timers X and Y (duty cycle 50 %)	4.0 V $\leq$ VCC $\leq$ 5.5 V			4.0	MHz
		VCC $\leq$ 4.0 V			(2XVCC)-4	MHz
$f(X_{IN})$	Main clock input oscillation frequency (Note 4)	High-speed mode (4.0 V $\leq$ VCC $\leq$ 5.5 V)			8.0	MHz
		High-speed mode (VCC $\leq$ 4.0 V)			(4XVCC)-8	MHz
		Middle-speed mode			8.0	MHz
$f(X_{CIN})$	Sub-clock input oscillation frequency (Note 4, 5)			32.768	50	kHz

- Notes**
- 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.
  - 2: The peak output current is the peak current flowing in each port.
  - 3: The average output current is an average value measured over 100 ms.
  - 4: When the oscillation frequency has a duty cycle of 50 %.
  - 5: When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency  $f(X_{CIN})$  is less than  $f(X_{IN})/3$ .

**ELECTRICAL CHARACTERISTICS (Extended Operating Temperature Version)**

(VCC =2.5 to 5.5 V, Ta = -20 to 85 °C, and VCC =3.0 to 5.5 V, Ta = -40 to -20 °C, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VOH	"H" output voltage P00-P07, P10-P17, P30-P37	IOH = -2.5 mA	VCC-2.0			V
		IOH = -0.6 mA VCC = 3.0 V	VCC-0.9			V
VOH	"H" output voltage P20-P27, P41-P47, P50-P57, P60, P61, P70, P71 (Note)	IOH = -5 mA	VCC-2.0			V
		IOH = -1.25 mA	VCC-0.5			V
		IOH = -1.25 mA VCC = 3.0 V	VCC-0.9			V
VOL	"L" output voltage P00-P07, P10-P17, P30-P37	IOL = 5 mA			2.0	V
		IOL = 1.25 mA			0.5	V
		IOL = 1.25 mA VCC = 3.0 V			1.1	V
VOL	"L" output voltage P20-P27, P41-P47, P50-P57, P60, P61, P70, P71 (Note)	IOL = 10 mA			2.0	V
		IOL = 2.5 mA			0.5	V
		IOL = 2.5 mA VCC = 3.0 V			1.1	V
VT+ - VT-	Hysteresis CNTR0, CNTR1, INT0-INT3, P20-P27		0.5			V
VT+ - VT-	Hysteresis RxD, SCLK1, SIN2, SCLK2		0.5			V
VT+ - VT-	Hysteresis RESET	RESET: VCC=3.0 V to 5.5 V		0.5		V
IIH	"H" input current P00-P07, P10-P17, P30-P37	VI = VCC Pull-downs "off"			5.0	μA
		VCC= 5.0 V, VI = VCC Pull-downs "on"	30	70	170	μA
		VCC= 3.0 V, VI = VCC Pull-downs "on"	6.0	25	55	μA
IIH	"H" input current P20-P27, P40-P47, P50-P57, P60, P61, P70, P71	VI = VCC			5.0	μA
IIH	"H" input current RESET	VI = VCC			5.0	μA
IIH	"H" input current XIN	VI = VCC		4.0		μA
IIL	"L" input current P00-P07, P10-P17, P30-P37, P40, P70				-5.0	μA
IIL	"L" input current P20-P27, P41-P47, P50-P57, P60, P61, P71	VI = VSS Pull-ups "off"			-5.0	μA
		VCC= 5.0 V, VI = VSS Pull-ups "on"	-30	-70	-140	μA
		VCC= 3.0 V, VI = VSS Pull-ups "on"	-6	-25	-45	μA
IIL	"L" input current RESET	VI = VSS			-5.0	μA
IIL	"L" input current XIN	VI = VSS		-4.0		μA
V <sub>RAM</sub>	RAM hold voltage	When clock is stopped	2.0		5.5	V

**Note :** When "1" is set to port Xc switch bit (bit 4 of address 003B16) of CPU mode register, the drive ability of port P70 is different from the value above mentioned.

**ELECTRICAL CHARACTERISTICS (Extended Operating Temperature Version)**

(VCC = 3.0 to 5.5 V, Ta = -40 to -20 °C and VCC = 2.5 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
ICC	Power source current	• High-speed mode, VCC = 5 V f(XIN) = 8 MHz f(XCIN) = 32.768 kHz Output transistors "off"		6.4	13	mA
		• High-speed mode, VCC = 5 V f(XIN) = 8 MHz (in WIT state) f(XCIN) = 32.768 kHz Output transistors "off"		1.6	3.2	mA
		• Low-speed mode, VCC = 5V, Ta ≤ 55°C f(XIN) = stopped f(XCIN) = 32.768 kHz Output transistors "off"		25	36	μA
		• Low-speed mode, VCC = 5 V, Ta = 25°C f(XIN) = stopped f(XCIN) = 32.768 kHz (in WIT state) Output transistors "off"		7.0	14.0	μA
		• Low-speed mode, VCC = 3 V, Ta ≤ 55°C f(XIN) = stopped f(XCIN) = 32.768 kHz Output transistors "off"		15	22	μA
		• Low-speed mode, VCC = 3V, Ta = 25°C f(XIN) = stopped f(XCIN) = 32.768 kHz (in WIT state) Output transistors "off"		4.5	9.0	μA
		All oscillation stopped (in STP state) Output transistors "off"	Ta = 25 °C		0.1	1.0
	Ta = 85 °C			10		



**TIMING REQUIREMENTS 1 (Extended Operating Temperature Version)**

(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = -40 to 85 °C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTR0, CNTR1 input cycle time	250			ns
twH(CNTR)	CNTR0, CNTR1 input "H" pulse width	105			ns
twL(CNTR)	CNTR0, CNTR1 input "L" pulse width	105			ns
twH(INT)	INT0 to INT3 input "H" pulse width	80			ns
twL(INT)	INT0 to INT3 input "L" pulse width	80			ns
tc(SCLK1)	Serial I/O1 clock input cycle time (Note)	800			ns
twH(SCLK1)	Serial I/O1 clock input "H" pulse width (Note)	370			ns
twL(SCLK1)	Serial I/O1 clock input "L" pulse width (Note)	370			ns
tsu(RxD-SCLK1)	Serial I/O1 input set up time	220			ns
th(SCLK1-RxD)	Serial I/O1 input hold time	100			ns
tc(SCLK2)	Serial I/O2 clock input cycle time	1000			ns
twH(SCLK2)	Serial I/O2 clock input "H" pulse width	400			ns
twL(SCLK2)	Serial I/O2 clock input "L" pulse width	400			ns
tsu(SIN2-SCLK2)	Serial I/O2 input set up time	200			ns
th(SCLK2-SIN2)	Serial I/O2 input hold time	200			ns

**Note:** When f(XIN) = 8 MHz and bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when f(XIN) = 8 MHz and bit 6 of address 001A16 is "0" (UART).

**TIMING REQUIREMENTS 2 (Extended Operating Temperature Version)**

(VCC = 2.5 to 4.0 V, VSS = 0 V, Ta = -20 to 85 °C, and VCC = 3.0 to 4.0 V, VSS = 0 V, Ta = -40 to -20 °C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTR0, CNTR1 input cycle time	500/ (VCC-2)			ns
twH(CNTR)	CNTR0, CNTR1 input "H" pulse width	250/ (VCC-2)-20			ns
twL(CNTR)	CNTR0, CNTR1 input "L" pulse width	250/ (VCC-2)-20			ns
twH(INT)	INT0 to INT3 input "H" pulse width	230			ns
twL(INT)	INT0 to INT3 input "L" pulse width	230			ns
tc(SCLK1)	Serial I/O1 clock input cycle time (Note)	2000			ns
twH(SCLK1)	Serial I/O1 clock input "H" pulse width (Note)	950			ns
twL(SCLK1)	Serial I/O1 clock input "L" pulse width (Note)	950			ns
tsu(RxD-SCLK1)	Serial I/O1 input set up time	400			ns
th(SCLK1-RxD)	Serial I/O1 input hold time	200			ns
tc(SCLK2)	Serial I/O2 clock input cycle time	2000			ns
twH(SCLK2)	Serial I/O2 clock input "H" pulse width	950			ns
twL(SCLK2)	Serial I/O2 clock input "L" pulse width	950			ns
tsu(SIN2-SCLK2)	Serial I/O2 input set up time	400			ns
th(SCLK2-SIN2)	Serial I/O2 input hold time	300			ns

**Note:** When f(XIN) = 2 MHz and bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when f(XIN) = 2 MHz and bit 6 of address 001A16 is "0" (UART).

**SWITCHING CHARACTERISTICS 1 (Extended Operating Temperature Version)**


(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = -40 to 85 °C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
twH(SCLK1)	Serial I/O1 clock output "H" pulse width	$t_c(\text{SCLK1})/2-30$			ns
twL(SCLK1)	Serial I/O1 clock output "L" pulse width	$t_c(\text{SCLK1})/2-30$			ns
td(SCLK1-TxD)	Serial I/O1 output delay time (Note 1)			140	ns
tv(SCLK1-TxD)	Serial I/O1 output valid time (Note 1)	-30			ns
tr(SCLK1)	Serial I/O1 clock output rising time			30	ns
tf(SCLK1)	Serial I/O1 clock output falling time			30	ns
twH(SCLK2)	Serial I/O2 clock output "H" pulse width	$t_c(\text{SCLK2})/2-160$			ns
twL(SCLK2)	Serial I/O2 clock output "L" pulse width	$t_c(\text{SCLK2})/2-160$			ns
td(SCLK2-SOUT2)	Serial I/O2 output delay time			$0.2 \times t_c(\text{SCLK2})$	ns
tv(SCLK2-SOUT2)	Serial I/O2 output valid time	0			ns
tf(SCLK2)	Serial I/O2 clock output falling time			40	ns
tr(CMOS)	CMOS output rising time (Note 2)		10	30	ns
tf(CMOS)	CMOS output falling time (Note 2)		10	30	ns

**Notes1:** When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".**2:** XOUT and XCOU pins are excluded.**SWITCHING CHARACTERISTICS 2 (Extended Operating Temperature Version)**

(VCC = 2.5 to 4.0 V, VSS = 0 V, Ta = -20 to 85 °C, and VCC = 3.0 to 4.0 V, Ta = -40 to -20 °C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
twH(SCLK1)	Serial I/O1 clock output "H" pulse width	$t_c(\text{SCLK1})/2-50$			ns
twL(SCLK1)	Serial I/O1 clock output "L" pulse width	$t_c(\text{SCLK1})/2-50$			ns
td(SCLK1-TxD)	Serial I/O1 output delay time (Note 1)			350	ns
tv(SCLK1-TxD)	Serial I/O1 output valid time (Note 1)	-30			ns
tr(SCLK1)	Serial I/O1 clock output rising time			50	ns
tf(SCLK1)	Serial I/O1 clock output falling time			50	ns
twH(SCLK2)	Serial I/O2 clock output "H" pulse width	$t_c(\text{SCLK2})/2-240$			ns
twL(SCLK2)	Serial I/O2 clock output "L" pulse width	$t_c(\text{SCLK2})/2-240$			ns
td(SCLK2-SOUT2)	Serial I/O2 output delay time			$0.2 \times t_c(\text{SCLK2})$	ns
tv(SCLK2-SOUT2)	Serial I/O2 output valid time	0			ns
tf(SCLK2)	Serial I/O2 clock output falling time			50	ns
tr(CMOS)	CMOS output rising time (Note 2)		20	50	ns
tf(CMOS)	CMOS output falling time (Note 2)		20	50	ns

**Notes1:** When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".**2:** XOUT and XCOU pins are excluded.**Fig.40** Circuit for measuring output switching characteristics

**ABSOLUTE MAXIMUM RATINGS (Low Power Source Voltage Version)**

Symbol	Parameter	Conditions	Ratings	Unit
VCC	Power source voltage	All voltages are based on VSS. Output transistors are cut off.	-0.3 to 7.0	V
VI	Input voltage P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60, P61, P70, P71		-0.3 to VCC +0.3	V
VI	Input voltage VL1		-0.3 to VL2	V
VI	Input voltage VL2		VL1 to VL3	V
VI	Input voltage VL3		VL2 to VCC +0.3	V
VI	Input voltage RESET, XIN		-0.3 to VCC +0.3	V
VO	Output voltage P00-P07, P10-P17		At output port	-0.3 to VCC +0.3
VO	Output voltage P30-P37	At segment output	-0.3 to VL3 +0.3	V
VO	Output voltage P20-P27, P41-P47, P50-P57, P60, P61, P70, P71	At segment output	-0.3 to VL3 +0.3	V
VO	Output voltage SEG0-SEG15		-0.3 to VL3 +0.3	V
VO	Output voltage XOUT		-0.3 to VCC +0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 150	°C

**RECOMMENDED OPERATING CONDITIONS (Low Power Source Voltage Version)**

(VCC = 2.2 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted.)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
VCC	Power source voltage	High-speed mode f(XIN)=8 MHz	4.0	5.0	5.5	V
		Middle-speed mode f(XIN)=8 MHz	2.2	5.0	5.5	
		Low-speed mode	2.2	5.0	5.5	
VSS	Power source voltage		0		V	
VIH	"H" input voltage	P00-P07, P10-P17, P30-P37, P41, P45, P47, P51, P53, P56, P61, P70, P71 (CM4=0)	0.7 VCC		VCC	V
VIH	"H" input voltage	P20-P27, P42-P44, P46, P50, P52, P54, P55, P57, P60	0.8 VCC		VCC	V
VIH	"H" input voltage	RESET	0.8 VCC		VCC	V
VIH	"H" input voltage	XIN	0.8 VCC		VCC	V
VIL	"L" input voltage	P00-P07, P10-P17, P30-P37, P40, P41, P45, P47, P51, P53, P56, P61, P70, P71 (CM4=0)	0		0.3 VCC	V
VIL	"L" input voltage	P20-P27, P42-P44, P46, P50, P52, P54, P55, P57, P60	0		0.2 VCC	V
VIL	"L" input voltage	RESET	0		0.2 VCC	V
VIL	"L" input voltage	XIN	0		0.2 VCC	V

**RECOMMENDED OPERATING CONDITIONS (Low Power Source Voltage Version)**

(VCC = 2.2 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted.)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
ΣIOH(peak)	"H" total peak output current	P00-P07, P10-P17, P20-P27 (Note 1)			-40	mA
ΣIOH(peak)	"H" total peak output current	P41-P47, P50-P57, P60, P61, P70, P71 (Note 1)			-40	mA
ΣIOL(peak)	"L" total peak output current	P00-P07, P10-P17, P20-P27 (Note 1)			40	mA
ΣIOL(peak)	"L" total peak output current	P41-P47, P50-P57, P60, P61, P70, P71 (Note 1)			40	mA
ΣIOH(avg)	"H" total average output current	P00-P07, P10-P17, P20-P27 (Note 1)			-20	mA
ΣIOH(avg)	"H" total average output current	P41-P47, P50-P57, P60, P61, P70, P71 (Note 1)			-20	mA
ΣIOL(avg)	"L" total average output current	P00-P07, P10-P17, P20-P27 (Note 1)			20	mA
ΣIOL(avg)	"L" total average output current	P41-P47, P50-P57, P60, P61, P70, P71 (Note 1)			20	mA
IOH(peak)	"H" peak output current	P00-P07, P10-P17, P20-P27, P41-P47, P50-P57, P60, P61, P70, P71 (Note 2)			-5	mA
IOL(peak)	"L" peak output current	P00-P07, P10-P17 (Note 2)			5	mA
IOL(peak)	"L" peak output current	P20-P27, P41-P47, P50-P57, P60, P61, P70, P71 (Note 2)			10	mA
IOH(avg)	"H" average output current	P00-P07, P10-P17 (Note 3)			-1.0	mA
IOH(avg)	"H" average output current	P20-P27, P41-P47, P50-P57, P60, P61, P70, P71 (Note 3)			-2.5	mA
IOL(avg)	"L" average output current	P00-P07, P10-P17 (Note 3)			2.5	mA
IOL(avg)	"L" average output current	P20-P27, P41-P47, P50-P57, P60, P61, P70, P71 (Note 3)			5.0	mA
f(CNTR0) f(CNTR1)	Clock input frequency for timers X and Y (duty cycle 50 %)	4.0 V ≤ VCC ≤ 5.5 V			4.0	MHz
		VCC ≤ 4.0 V			$\frac{(10V_{CC}-4)}{9}$	MHz
f(XIN)	Main clock input oscillation frequency (Note 4)	High-speed mode (4.0 V ≤ VCC ≤ 5.5 V)			8.0	MHz
		High-speed mode (VCC ≤ 4.0 V)			$\frac{(20V_{CC}-8)}{9}$	MHz
		Middle-speed mode			8.0	MHz
f(XCIN)	Sub-clock input oscillation frequency (Note 4, 5)		32.768	50	kHz	

- Notes**
- 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.
  - 2: The peak output current is the peak current flowing in each port.
  - 3: The average output current is an average value measured over 100 ms.
  - 4: When the oscillation frequency has a duty cycle of 50 %.
  - 5: When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency f(XCIN) is less than f(XIN)/3.

**ELECTRICAL CHARACTERISTICS (Low Power Source Voltage Version)**

(VCC = 4.0 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VOH	“H” output voltage P00-P07, P10-P17, P30-P37	IOH = -0.1 mA	VCC-2.0			V
		IOH = -25 μA	VCC-1.0			V
		VCC = 2.2 V				
VOH	“H” output voltage P20-P27, P41-P47, P50-P57, P60, P61, P70, P71 (Note)	IOH = -5 mA	VCC-2.0			V
		IOH = -1.25 mA	VCC-0.5			V
		IOH = -1.25 mA	VCC-1.0			V
		VCC = 2.2 V				
VOL	“L” output voltage P00-P07, P10-P17, P30-P37	IOl = 5 mA			2.0	V
		IOl = 1.25 mA			0.5	V
		IOl = 1.25 mA			1.1	V
		VCC = 2.2 V				
VOL	“L” output voltage P20-P27, P41-P47, P50-P57, P60, P61, P70, P71 (Note)	IOl = 10 mA			2.0	V
		IOl = 2.5 mA			0.5	V
		IOl = 2.5 mA			1.0	V
		VCC = 2.2 V				
VT+ - VT-	Hysteresis	CNTR0, CNTR1, INT0-INT3, P20-P27		0.5		V
VT+ - VT-	Hysteresis	RxD, SCLK1, SIN2, SCLK2		0.5		V
VT+ - VT-	Hysteresis	RESET	RESET: VCC=2.2 V to 5.5 V	0.5		V
IIH	“H” input current P00-P07, P10-P17, P30-P37	Vi = VCC Pull-downs “off”			5.0	μA
		VCC = 5.0 V, Vi = VCC Pull-downs “on”	30	70	170	μA
		VCC = 3.0 V, Vi = VCC Pull-downs “on”	6.0	25	55	μA
IIH	“H” input current	P20-P27, P40-P47, P50-P57, P60, P61, P70, P71	Vi = VCC		5.0	μA
IIH	“H” input current	RESET	Vi = VCC	8.0	5.0	μA
IIH	“H” input current	XIN	Vi = VCC	4.0		μA
IIl	“L” input current	P00-P07, P10-P17, P30-P37, P40, P70			-5.0	μA
IIl	“L” input current P20-P27, P41-P47, P50-P57, P60, P61, P71	Vi = VSS Pull-ups “off”			-5.0	μA
		VCC = 5.0 V, Vi = VSS Pull-ups “on”	-30	-70	-140	μA
		VCC = 3.0 V, Vi = VSS Pull-ups “on”	-6	-25	-45	μA
IIl	“L” input current	RESET	Vi = VSS		-5.0	μA
IIl	“L” input current	XIN	Vi = VSS	-8.0		μA

**Note :** When “1” is set to port Xc switch bit (bit 4 of address 003B16) of CPU mode register, the drive ability of port P70 is different from the value above mentioned.

**ELECTRICAL CHARACTERISTICS (Low Power Source Voltage Version)**

(VCC = 2.2 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VRAM	RAM hold voltage	When clock is stopped	2.0		5.5	V
ICC	Power source current	<ul style="list-style-type: none"> <li>High-speed mode, VCC = 5 V f(XIN) = 8 MHz f(XCIN) = 32.768 kHz Output transistors "off"</li> </ul>		6.4	13	mA
		<ul style="list-style-type: none"> <li>High-speed mode, VCC = 5 V f(XIN) = 8 MHz (in WIT state) f(XCIN) = 32.768 kHz Output transistors "off"</li> </ul>		1.6	3.2	mA
		<ul style="list-style-type: none"> <li>Low-speed mode, VCC = 5V, Ta ≤ 55°C f(XIN) = stopped f(XCIN) = 32.768 kHz Output transistors "off"</li> </ul>		25	36	μA
		<ul style="list-style-type: none"> <li>Low-speed mode, VCC = 5 V, Ta = 25°C f(XIN) = stopped f(XCIN) = 32.768 kHz (in WIT state) Output transistors "off"</li> </ul>		7.0	14.0	μA
		<ul style="list-style-type: none"> <li>Low-speed mode, VCC = 3 V, Ta ≤ 55°C f(XIN) = stopped f(XCIN) = 32.768 kHz Output transistors "off"</li> </ul>		15	22	μA
		<ul style="list-style-type: none"> <li>Low-speed mode, VCC = 3V, Ta = 25°C f(XIN) = stopped f(XCIN) = 32.768 kHz (in WIT state) Output transistors "off"</li> </ul>		4.5	9.0	μA
		<ul style="list-style-type: none"> <li>All oscillation stopped (in STP state) Output transistors "off"</li> </ul>	Ta = 25 °C Ta = 85 °C		0.2	2.0
				20		

EOL and Obsolete

**TIMING REQUIREMENTS 1 (Low Power Source Voltage Version)**

(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTR0, CNTR1 input cycle time	250			ns
twH(CNTR)	CNTR0, CNTR1 input "H" pulse width	105			ns
twL(CNTR)	CNTR0, CNTR1 input "L" pulse width	105			ns
twH(INT)	INT0 to INT3 input "H" pulse width	80			ns
twL(INT)	INT0 to INT3 input "L" pulse width	80			ns
tc(SCLK1)	Serial I/O1 clock input cycle time (Note)	800			ns
twH(SCLK1)	Serial I/O1 clock input "H" pulse width (Note)	370			ns
twL(SCLK1)	Serial I/O1 clock input "L" pulse width (Note)	370			ns
tsu(RxD-SCLK1)	Serial I/O1 input set up time	220			ns
th(SCLK1-RxD)	Serial I/O1 input hold time	100			ns
tc(SCLK2)	Serial I/O2 clock input cycle time	1000			ns
twH(SCLK2)	Serial I/O2 clock input "H" pulse width	400			ns
twL(SCLK2)	Serial I/O2 clock input "L" pulse width	400			ns
tsu(SIN2-SCLK2)	Serial I/O2 input set up time	200			ns
th(SCLK2-SIN2)	Serial I/O2 input hold time	200			ns

**Note:** When f(XIN) = 8 MHz and bit 6 of address 001A16 is "1" (clock synchronous).  
 Divide this value by four when f(XIN) = 8 MHz and bit 6 of address 001A16 is "0" (UART).

**TIMING REQUIREMENTS 2 (Low Power Source Voltage Version)**

(VCC = 2.5 to 4.0 V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTR0, CNTR1 input cycle time	900/ (VCC-0.4)			ns
twH(CNTR)	CNTR0, CNTR1 input "H" pulse width	450/ (VCC-0.4)-20			ns
twL(CNTR)	CNTR0, CNTR1 input "L" pulse width	450/ (VCC-0.4)-20			ns
twH(INT)	INT0 to INT3 input "H" pulse width	230			ns
twL(INT)	INT0 to INT3 input "L" pulse width	230			ns
tc(SCLK1)	Serial I/O1 clock input cycle time (Note)	2000			ns
twH(SCLK1)	Serial I/O1 clock input "H" pulse width (Note)	950			ns
twL(SCLK1)	Serial I/O1 clock input "L" pulse width (Note)	950			ns
tsu(RxD-SCLK1)	Serial I/O1 input set up time	400			ns
th(SCLK1-RxD)	Serial I/O1 input hold time	200			ns
tc(SCLK2)	Serial I/O2 clock input cycle time	2000			ns
twH(SCLK2)	Serial I/O2 clock input "H" pulse width	950			ns
twL(SCLK2)	Serial I/O2 clock input "L" pulse width	950			ns
tsu(SIN2-SCLK2)	Serial I/O2 input set up time	400			ns
th(SCLK2-SIN2)	Serial I/O2 input hold time	300			ns

**Note:** When f(XIN) = 2 MHz and bit 6 of address 001A16 is "1" (clock synchronous).  
 Divide this value by four when f(XIN) = 2 MHz and bit 6 of address 001A16 is "0" (UART).

**SWITCHING CHARACTERISTICS 1 (Low Power Source Voltage Version)**

(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
t <sub>wH</sub> (SCLK1)	Serial I/O1 clock output "H" pulse width	t <sub>c</sub> (SCLK1)/2-30			ns
t <sub>wL</sub> (SCLK1)	Serial I/O1 clock output "L" pulse width	t <sub>c</sub> (SCLK1)/2-30			ns
t <sub>d</sub> (SCLK1-TxD)	Serial I/O1 output delay time (Note 1)			140	ns
t <sub>v</sub> (SCLK1-TxD)	Serial I/O1 output valid time (Note 1)	-30			ns
t <sub>r</sub> (SCLK1)	Serial I/O1 clock output rising time			30	ns
t <sub>f</sub> (SCLK1)	Serial I/O1 clock output falling time			30	ns
t <sub>wH</sub> (SCLK2)	Serial I/O2 clock output "H" pulse width	t <sub>c</sub> (SCLK2)/2-160			ns
t <sub>wL</sub> (SCLK2)	Serial I/O2 clock output "L" pulse width	t <sub>c</sub> (SCLK2)/2-160			ns
t <sub>d</sub> (SCLK2-SOUT2)	Serial I/O2 output delay time			0.2Xt <sub>c</sub> (SCLK2)	ns
t <sub>v</sub> (SCLK2-SOUT2)	Serial I/O2 output valid time	0			ns
t <sub>f</sub> (SCLK2)	Serial I/O2 clock output falling time			40	ns
t <sub>r</sub> (CMOS)	CMOS output rising time (Note 2)		10	30	ns
t <sub>f</sub> (CMOS)	CMOS output falling time (Note 2)		10	30	ns

**Notes 1:** When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

**2:** XOUT and XCOUT pins are excluded.


**SWITCHING CHARACTERISTICS 2 (Low Power Source Voltage Version)**

(VCC = 2.2 to 4.0 V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
t <sub>wH</sub> (SCLK1)	Serial I/O1 clock output "H" pulse width	t <sub>c</sub> (SCLK1)/2-50			ns
t <sub>wL</sub> (SCLK1)	Serial I/O1 clock output "L" pulse width	t <sub>c</sub> (SCLK1)/2-50			ns
t <sub>d</sub> (SCLK1-TxD)	Serial I/O1 output delay time (Note 1)			350	ns
t <sub>v</sub> (SCLK1-TxD)	Serial I/O1 output valid time (Note 1)	-30			ns
t <sub>r</sub> (SCLK1)	Serial I/O1 clock output rising time			50	ns
t <sub>f</sub> (SCLK1)	Serial I/O1 clock output falling time			50	ns
t <sub>wH</sub> (SCLK2)	Serial I/O2 clock output "H" pulse width	t <sub>c</sub> (SCLK2)/2-240			ns
t <sub>wL</sub> (SCLK2)	Serial I/O2 clock output "L" pulse width	t <sub>c</sub> (SCLK2)/2-240			ns
t <sub>d</sub> (SCLK2-SOUT2)	Serial I/O2 output delay time			0.2Xt <sub>c</sub> (SCLK2)	ns
t <sub>v</sub> (SCLK2-SOUT2)	Serial I/O2 output valid time	0			ns
t <sub>f</sub> (SCLK2)	Serial I/O2 clock output falling time			50	ns
t <sub>r</sub> (CMOS)	CMOS output rising time (Note 2)		20	50	ns
t <sub>f</sub> (CMOS)	CMOS output falling time (Note 2)		20	50	ns

**Notes 1:** When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".


**2:** XOUT and XCOUT pins are excluded.



**Fig.41** Circuit for measuring output switching characteristics



TIMING DIAGRAM



EOL announced

## Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

### Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

REVISION DESCRIPTION LIST

3820GROUP DATA SHEET

Rev. No.	Revision Description	Rev. date
1.0	First Edition	971128
<p>EOL announced</p>		