


Silicon Carbide MOSFET N-Channel Enhancement Mode $V_{DS} = 1700 V$ $R_{DS(ON)(Typ.)} = 20 m\Omega$ $I_{D(Tc = 100^{\circ}C)} = 78 A$

Features

- G3R™ Technology with +15 V Gate Drive
- Superior Q_G x R_{DS(ON)} Figure of Merit
- Superior Cost-Performance Index
- Low Capacitances and Low Gate Charge
- Fast and Reliable Body Diode
- Low Losses at All Operating Temperatures



Advantages

- Compatible with Commercial Gate Drivers
- Increased Power Density for Compact System
- High Frequency Switching
- Improved Thermal Capability
- Ease of Paralleing without Thermal Runaway

Applications

- EV Fast Charging
- Solar Inverters
- Industrial Motor Drives
- Transportation
- Industrial Power Supply
- Smart Grid and HVDC
- Induction Heating and Welding
- Pulsed Power

Absolute Maximum Ratings (At T _C = 25°C Unless Otherwise Stated)							
Symbol	Conditions	Values	Unit	Note			
$V_{DS(max)}$	V_{GS} = 0 V, I_D = 100 μA	1700	V				
$V_{GS(max)}$		-10 / +20	V				
$V_{GS(op)}$	Recommended Operation	-5 / +15	V				
	$T_C = 25^{\circ}C$, $V_{GS} = -5 / +15 V$	111					
I_{D}	$T_C = 100$ °C, $V_{GS} = -5 / +15 V$	78	Α				
	$T_C = 135^{\circ}C$, $V_{GS} = -5 / +15 V$	57					
$I_{D(pulse)}$	$t_P \le 3\mu s$, D $\le 1\%$, $V_{GS} = 15$ V, Note 1	250	Α				
P_D	$T_c = 25^{\circ}C$	706	W	Note 2			
E _{AS}	L = 2.0 mH, I _{AS} = 37.5 A	1410	mJ				
T_j , T_{stg}		-55 to 175	°C				
	Symbol VDS(max) VGS(max) VGS(op) ID ID(pulse) PD EAS	$\begin{tabular}{c cccc} Symbol & Conditions \\ V_{DS(max)} & V_{GS} = 0 \ V, \ I_D = 100 \ \mu A \\ \hline V_{GS(max)} & \\ V_{GS(op)} & Recommended \ Operation \\ & T_C = 25^{\circ}C, \ V_{GS} = -5 \ / +15 \ V \\ & I_D & T_C = 100^{\circ}C, \ V_{GS} = -5 \ / +15 \ V \\ & T_C = 135^{\circ}C, \ V_{GS} = -5 \ / +15 \ V \\ \hline I_{D(pulse)} & t_P \le 3\mu s, \ D \le 1\%, \ V_{GS} = 15 \ V, \ Note \ 1 \\ \hline P_D & T_C = 25^{\circ}C \\ \hline E_{AS} & L = 2.0 \ mH, \ I_{AS} = 37.5 \ A \\ \hline \end{tabular}$	$\begin{tabular}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			

Note 1: Pulse Width t_P Limited by $T_{i(max)}$

Note 2: Assuming $Rth_{JC(max)} = 0.21$ °C/W






Parameter		Conditions -	Values				
	Symbol		Min.	Тур.	Max.	- Unit	Note
Drain-Source Breakdown Voltage	V_{DSS}	$V_{GS} = 0 \text{ V, } I_D = 100 \mu\text{A}$	1700			٧	
Zero Gate Voltage Drain Current	I _{DSS}	V_{DS} = 1700 V, V_{GS} = 0 V		1		μΑ	
Gate Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = 20 \text{ V}$ $V_{DS} = 0 \text{ V}, V_{GS} = -10 \text{ V}$			100 -100	nA	
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 60.0 \text{ mA}$ $V_{DS} = V_{GS}$, $I_D = 60.0 \text{ mA}$, $T_j = 175 ^{\circ}\text{C}$	1.8	2.70 1.90		٧	Fig. 9
Transconductance	G fs	V _{DS} = 10 V, I _D = 75 A V _{DS} = 10 V, I _D = 75 A, T _j = 175°C		38.6 41.0		S	Fig. 4
Drain-Source On-State Resistance	R _{DS(ON)}	V_{GS} = 15 V, I_D = 75 A V_{GS} = 15 V, I_D = 75 A, T_j = 175°C		20 42	27	mΩ	Fig. 5-8
Input Capacitance	Ciss	V _{DS} = 1000 V, V _{GS} = 0 V — f = 1 MHz, V _{AC} = 25mV —		7620		_ pF	Fig. 11
Output Capacitance	Coss			205			
Reverse Transfer Capacitance	C_{rss}			36.4			
Coss Stored Energy	Eoss			136		μJ	Fig. 12
Coss Stored Charge	Qoss			410		nC	
Gate-Source Charge	Q_gs	V _{DS} = 1000 V, V _{GS} = -5 / +15 V I _D = 75 A		77			Fig. 10
Gate-Drain Charge	Q_gd			90		nC	
Total Gate Charge	Q_g	Per IEC607478-4		256			
Internal Gate Resistance	R _G (int)	$f = 1 MHz$, $V_{AC} = 25 mV$		1.8		Ω	
Turn-On Switching Energy (Body Diode)	E _{On}	T_j = 25°C; V_{GS} = -5/+15V; $R_{G(ext)}$ = 6 Ω, I_D =		1347		1	Fig. 10
Turn-Off Switching Energy (Body Diode)	E _{Off}	75 A; V _{DD} = 1200 V		790		μJ	Fig. 18
Turn-On Delay Time	t _{d(on)}	V_{DD} = 1200 V, V_{GS} = -5/+15V $R_{G(ext)}$ = 6 Ω, I_D = 75 A I_D Timing relative to V_{DS} , Resistive load		48			Fig. 20
Rise Time	t _r			129		no	
Turn-Off Delay Time	t _{d(off)}			28		– ns	
Fall Time	t _f			97			


Reverse Diode Characteristics							
Parameter	Symbol	Conditions	Values			Unit	Note
			Min.	Тур.	Max.	UIIIL	Note
Diode Forward Voltage	V	$V_{GS} = -5 \text{ V, } I_{SD} = 37 \text{ A}$		4.4		V	Fig. 10.14
	V_{SD}	V_{GS} = -5 V, I_{SD} = 37 A, T_j = 175°C		4.2		V	Fig. 13-14
Continuous Diode Forward Current	Is	V _{GS} = -5 V, T _c = 100°C	68			Α	
Diode Pulse Current	I _{S(pulse)}	V _{GS} = -5 V, Note 1		272		Α	
Reverse Recovery Time	t _{rr}	- V _{GS} = -5 V, I _{SD} = 75 A, V _R = 1200 V - dif/dt = 800 A/μs, T _j = 25°C		63		ns	
Reverse Recovery Charge	Qrr			752		nC	
Peak Reverse Recovery Current	I _{rrm}			21		Α	
Reverse Recovery Time	t _{rr}	V_{GS} = -5 V, I_{SD} = 75 A, V_R = 1200 V dif/dt = 800 A/ μ s, T_j = 175°C		108		ns	
Reverse Recovery Charge	Qrr			2820		nC	
Peak Reverse Recovery Current	I _{rrm}			45		Α	

^{*}The chip technology was characterized up to 200 V/ns. The measured dV/dt was limited by measurement test setup and package.










 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu s$

Figure 2: Output Characteristics (T_i = 175°C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu s$

Figure 3: Output Characteristics (V_{GS} = 15 V)






Figure 4: Transfer Characteristics (V_{DS} = 10 V)











 $R_{DS(ON)} = f(T_j, V_{GS}); t_P = 250 \mu s; I_D = 75 A$

Figure 6: On-State Resistance v/s Drain Current




 $R_{DS(ON)} = f(T_j, I_D); t_P = 250 \mu s; V_{GS} = 15 V$

Figure 7: Normalized On-State Resistance v/s Temperature



 $R_{DS(ON)} = f(T_i); t_P = 250 \mu s; I_D = 75 A; V_{GS} = 15 V$


Figure 8: On-State Resistance v/s Gate Voltage



 $R_{DS(ON)} = f(T_{j_1}V_{GS}); t_P = 250 \mu s; I_D = 75 A$








 $V_{GS(th)} = f(T_j); V_{DS} = V_{GS}; I_D = 60.0 \text{ mA}$

Figure 10: Gate Charge Characteristics



 $I_D = 75 \text{ A}$; $V_{DS} = 1000 \text{ V}$; $T_c = 25 ^{\circ}\text{C}$

Figure 11: Capacitance v/s Drain-Source Voltage




Figure 12: Output Capacitor Stored Energy






Figure 13: Body Diode Characteristics (T_i = 25°C)





Figure 14: Body Diode Characteristics (T_j = 175°C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu s$

Figure 15: Third Quadrant Characteristics ($T_j = 25$ °C)




Figure 16: Third Quadrant Characteristics ($T_j = 175$ °C)








Figure 17: Resistive Switching Energy v/s Drain Current $(V_{DD} = 1000V)$




 T_j = 25°C; V_{GS} = -5/+15V; $R_{G(ext)}$ = 6 Ω

Figure 18: Resistive Switching Energy v/s Drain Current $(V_{DD} = 1200V)$




 $T_i = 25$ °C; $V_{GS} = -5/+15V$; $R_{G(ext)} = 6 \Omega$

Figure 19: Resistive Switching Energy v/s $R_{G(ext)}$ ($V_{DD} = 1200V$)



 $T_i = 25$ °C; $V_{GS} = -5/+15V$; $I_{DS} = 75$ A


Figure 20: Switching Time v/s R_{G(ext)} (V_{DD} = 1200V)




 $T_j = 25$ °C; $V_{GS} = -5/+15V$; $I_{DS} = 75$ A




VDS VGS D.U.T RLoad VDD VDD









Switching Energy Circuit




Switching Energy Waveform



Reverse Recovery Circuit



Reverse Recovery Waveform





Mechanical Parameters

This information is confidential, please contact sales@genesicsemi.com to learn more.

Chip Dimensions

This information is **confidential**, please contact **sales@genesicsemi.com** to learn more.

NOTE

- 1. CONTROLLED DIMENSION IS MILLIMETER.
- 2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.





Compliance

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

REACH Compliance

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

Disclaimer

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice. GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

Related Links

SPICE Models: https://www.genesicsemi.com/sic-mosfet/G3R20MT17-CAL/G3R20MT17-CAL_SPICE.zip
 PLECS Models: https://www.genesicsemi.com/sic-mosfet/G3R20MT17-CAL/G3R20MT17-CAL_PLECS.zip
 CAD Models: https://www.genesicsemi.com/sic-mosfet/G3R20MT17-CAL/G3R20MT17-CAL_3D.zip

Gate Driver Reference: https://www.genesicsemi.com/technical-support
 Evaluation Boards: https://www.genesicsemi.com/technical-support

Reliability: https://www.genesicsemi.com/reliability
 Compliance: https://www.genesicsemi.com/compliance
 Quality Manual: https://www.genesicsemi.com/quality

Revision History

 \bullet Rev 21/Feb: Added switching time and switching energy data

· Supersedes: Rev 20/Jun, Rev 20/Sep



www.genesicsemi.com/sic-mosfet/

