


HYS64T16000HU-[3.7/5]-A
HYS72T32000HU-[2.5/25F/3/3S/3.7/5]-A
HYS64T32001HU-[2.5/25F/3/3S/3.7/5]-A
HYS[64/72]T64020HU-[2.5/25F/3/3S/3.7]-A

240-Pin Unbuffered DDR2 SDRAM Modules

DDR2 SDRAM

UDIMM SDRAM

RoHs Compliant



Internet Data Sheet

Rev. 1.41

HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| | |
|---|---|
| HYS64T16000HU-[3.7/5]-A, HYS72T32000HU-[2.5/25F/3/3S/3.7/5]-A, HYS64T32001HU-[2.5/25F/3/3S/3.7/5]-A, HYS[64/72]T64020HU-[2.5/25F/3/3S/3.7]-A | |
| Revision History: 2006-11, Rev. 1.41 | |
| Page | Subjects (major changes since last revision) |
| All | Qimonda update |
| All | Adapted internet edition |
| Previous Revision: 2006-04, Rev. 1.4 | |
| | Product portfolio extended : Added -2.5F and -3.7 products |
| Chapter 1.1 | Added features for average self refresh and self refresh rate to Feature list |
| Chapter 3 | Updated I_{DD} Currents |
| Chapter 3 | Corrected note 4 - Table 18 |
| Chapter 4 | Updated SPD Codes |
| Previous Revision: 2005-09, Rev. 1.3 | |
| Chapter 4 | SPD Codes update: Byte 49 Bit 0 = 1 (HighT_SRFEntry) for all product types |
| Chapter 5 | Package Outlines updated |
| Previous Revision: 2005-05, Rev. 1.2 | |

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all?

Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

techdoc@qimonda.com



1 Overview

This chapter gives an overview of the 1.8 V 240-Pin Unbuffered DDR2 SDRAM Modules product family and describes its main characteristics.

1.1 Features

- 240-Pin PC2-6400, PC2-5300, PC2-4200 and PC2-3200 DDR2 SDRAM memory modules for use as main memory when installed in systems such as mobile personal computers.
- 16M × 64, 32M × 64, 32M × 72, 64M × 64, 64M × 72 module organization and 16M × 16, 32M × 8 chip organization
- 128 MB, 256 MB and 512 MB modules built with 256-Mbit DDR2 SDRAMs in PG-TFBGA-60 and PG-TFBGA-84 chipsize packages
- Standard Double-Data-Rate-Two Synchronous DRAMs (DDR2 SDRAM) with a single + 1.8 V (± 0.1 V) power supply
- All Speed Grades faster than DDR2-400 comply with DDR2-400 timing specifications
- Programmable CAS Latencies (3, 4, 5 and 6), Burst Length (4 & 8) and Burst Type
- Auto Refresh (CBR) and Self Refresh
- Average Refresh Period 7.8 μs at a T_{CASE} lower than 85 °C, 3.9 μs between 85 °C and 95 °C
- Programmable self refresh rate via EMRS2 setting
- All inputs and outputs SSTL_18 compatible
- Off-Chip Driver Impedance Adjustment (OCD) and On-Die Termination (ODT)
- Serial Presence Detect with E²PROM
- UDIMM Dimensions (nominal): 30 mm high, 133.35 mm wide
- Based on standard reference layouts Raw Card “A”, “C”, “D”, “E”, “F” and “G”
- RoHS compliant products¹⁾

TABLE 1
Performance Table

| Product Type Speed Code | | | -25F | -2.5 | -3 | -3S | -3.7 | -5 | Unit |
|-------------------------|------|-----------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------|
| Speed Grade | | | PC2-6400 5-5-5 | PC2-6400 6-6-6 | PC2-5300 4-4-4 | PC2-5300 5-5-5 | PC2-4200 4-4-4 | PC2-3200 3-3-3 | — |
| Max. Clock Frequency | @CL6 | f_{CK6} | 400 | 400 | — | — | — | — | MHz |
| | @CL5 | f_{CK5} | 400 | 333 | 333 | 333 | 266 | 200 | MHz |
| | @CL4 | f_{CK4} | 266 | 266 | 333 | 266 | 266 | 200 | MHz |
| | @CL3 | f_{CK3} | 200 | 200 | 200 | 200 | 200 | 200 | MHz |
| Min. RAS-CAS-Delay | | t_{RCD} | 12.5 | 15 | 12 | 15 | 15 | 15 | ns |
| Min. Row Precharge Time | | t_{RP} | 12.5 | 15 | 12 | 15 | 15 | 15 | ns |
| Min. Row Active Time | | t_{RAS} | 45 | 45 | 45 | 45 | 45 | 40 | ns |
| Min. Row Cycle Time | | t_{RC} | 57.5 | 60 | 57 | 60 | 60 | 55 | ns |

1) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

1.2 Description

The QIMONDA HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A module family are unbuffered DIMM modules “UDIMMs” with 30,0 mm height based on DDR2 technology. DIMMs are available as non-ECC modules in 16M × 64 (128MB), 32M × 64 (256MB), 64M × 64 (512MB) and as ECC modules in 32M × 72 (256MB), 64M × 72 (512MB) organization and density, intended for mounting into 240-pin connector sockets.

The memory array is designed with 256-Mbit Double-Data-Rate-Two (DDR2) Synchronous DRAMs. Decoupling capacitors are mounted on the PCB board. The DIMMs feature serial presence detect based on a serial E²PROM device using the 2-pin I²C protocol. The first 128 bytes are programmed with configuration data and are write protected; the second 128 bytes are available to the customer.



TABLE 2
Ordering Information for RoHS Compliant Products

| Product Type ¹⁾ | Compliance Code ²⁾ | Description | SDRAM Technology |
|----------------------------|---------------------------------|------------------|------------------|
| PC2-6400 | | | |
| HYS64T32001HU-2.5-A | 256MB 1Rx8 PC2-6400U-666-12-D0 | 1 Rank, Non-ECC | 256 Mbit (x8) |
| HYS64T64020HU-2.5-A | 512MB 2Rx8 PC2-6400U-666-12-E0 | 2 Ranks, Non-ECC | 256 Mbit (x8) |
| HYS72T32000HU-2.5-A | 256MB 1Rx8 PC2-6400E-666-12-F0 | 1 Rank, ECC | 256 Mbit (x8) |
| HYS72T64020HU-2.5-A | 512MB 2Rx8 PC2-6400E-666-12-G0 | 2 Ranks, ECC | 256 Mbit (x8) |
| HYS64T32001HU-25F-A | 256MB 1Rx8 PC2-6400U-555-12-D0 | 1 Rank, Non-ECC | 256 Mbit (x8) |
| HYS64T64020HU-25F-A | 512MB 2Rx8 PC2-6400U-555-12-E0 | 2 Ranks, Non-ECC | 256 Mbit (x8) |
| HYS72T32000HU-25F-A | 256MB 1Rx8 PC2-6400E-555-12-F0 | 1 Rank, ECC | 256 Mbit (x8) |
| HYS72T64020HU-25F-A | 512MB 2Rx8 PC2-6400E-555-12-G0 | 2 Ranks, ECC | 256 Mbit (x8) |
| PC2-5300 | | | |
| HYS64T32001HU-3-A | 256MB 1Rx8 PC2-5300U-444-12-D0 | 1 Rank, Non-ECC | 256 Mbit (x8) |
| HYS64T64020HU-3-A | 512MB 2Rx8 PC2-5300U-444-12-E0 | 2 Ranks, Non-ECC | 256 Mbit (x8) |
| HYS72T32000HU-3-A | 256MB 1Rx8 PC2-5300E-444-12-F0 | 1 Rank, ECC | 256 Mbit (x8) |
| HYS72T64020HU-3-A | 512MB 2Rx8 PC2-5300E-444-12-G0 | 2 Ranks, ECC | 256 Mbit (x8) |
| HYS64T32001HU-3S-A | 256MB 1Rx8 PC2-5300U-555-12-D0 | 1 Rank, Non-ECC | 256 Mbit (x8) |
| HYS64T64020HU-3S-A | 512MB 2Rx8 PC2-5300U-555-12-E0 | 2 Ranks, Non-ECC | 256 Mbit (x8) |
| HYS72T32000HU-3S-A | 256MB 1Rx8 PC2-5300E-555-12-F0 | 1 Rank, ECC | 256 Mbit (x8) |
| HYS72T64020HU-3S-A | 512MB 2Rx8 PC2-5300E-555-12-G0 | 2 Ranks, ECC | 256 Mbit (x8) |
| PC2-4200 | | | |
| HYS64T16000HU-3.7-A | 128MB 1Rx16 PC2-4200U-444-11-C1 | 1 Rank, Non-ECC | 256 Mbit (x16) |
| HYS64T32001HU-3.7-A | 256MB 1Rx8 PC2-4200U-444-11-A1 | 1 Rank, Non-ECC | 256 Mbit (x8) |
| HYS72T32000HU-3.7-A | 256MB 1Rx8 PC2-4200E-444-11-A1 | 1 Rank, ECC | 256 Mbit (x8) |
| HYS64T64020HU-3.7-A | 512MB 2Rx8 PC2-4200U-444-12-E1 | 2 Ranks, Non-ECC | 256 Mbit (x8) |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type ¹⁾ | Compliance Code ²⁾ | Description | SDRAM Technology |
|----------------------------|---------------------------------|-----------------|------------------|
| PC2-3200 | | | |
| HYS64T16000HU-5-A | 128MB 1Rx16 PC2-3200U-333-11-C1 | 1 Rank, Non-ECC | 256 Mbit (x16) |
| HYS64T32001HU-5-A | 256MB 1Rx8 PC2-3200U-333-11-A1 | 1 Rank, Non-ECC | 256 Mbit (x8) |
| HYS72T32000HU-5-A | 256MB 1Rx8 PC2-3200E-333-11-A1 | 1 Rank, ECC | 256 Mbit (x8) |

- 1) All product types end with a place code, designating the silicon die revision. Example: HYS64T16000HU-3.7-A, indicating Rev. "A" dies are used for DDR2 SDRAM components. For all QIMONDA DDR2 module and component nomenclature see **Chapter 6** of this data sheet.
- 2) The Compliance Code is printed on the module label and describes the speed grade, for example "PC2-4200U-444-11-C1", where 4200U means Unbuffered DIMM modules with 4.26 GB/sec Module Bandwidth and "444-11" means Column Address Strobe (CAS) latency = 4, Row Column Delay (RCD) latency = 4 and Row Precharge (RP) latency = 4 using the latest JEDEC SPD Revision 1.1 and produced on the Raw Card "C".

TABLE 3
Address Format

| DIMM Density | Module Organization | Memory Ranks | ECC/ Non-ECC | # of SDRAMs | # of row/bank/column bits | Raw Card |
|--------------|---------------------|--------------|--------------|-------------|---------------------------|----------|
| 128 MByte | 16M × 64 | 1 | Non-ECC | 4 | 13/2/9 | C |
| 256 MByte | 32M × 64 | 1 | Non-ECC | 8 | 13/2/10 | A,D |
| | 32M × 72 | 1 | ECC | 9 | 13/2/10 | A,F |
| 512 MByte | 64M × 64 | 2 | Non-ECC | 16 | 13/2/10 | E |
| | 64M × 72 | 2 | ECC | 18 | 13/2/10 | G |

TABLE 4
Components on Modules

| Product Type ¹⁾ | DRAM Components ¹⁾ | DRAM Density | DRAM Organisation | Note ²⁾ |
|----------------------------|-------------------------------|--------------|-------------------|--------------------|
| HYS64T16000HU | HYB18T256160AF | 256 Mbit | 16M × 16 | |
| HYS64T32001HU | HYB18T256800AF | 256 Mbit | 32M × 8 | |
| HYS64T64020HU | HYB18T256800AF | 256 Mbit | 32M × 8 | |
| HYS72T32000HU | HYB18T256800AF | 256 Mbit | 32M × 8 | |
| HYS72T64020HU | HYB18T256800AF | 256 Mbit | 32M × 8 | |

- 1) Green Product
- 2) For a detailed description of all functionalities of the DRAM components on these modules see the component data sheet.



2 Pin Configuration

The pin configuration of the Unbuffered DDR2 SDRAM DIMM is listed by function in **Table 5** (240 pins). The abbreviations used in columns Pin and Buffer Type are explained in **Table 6** and **Table 7** respectively. The pin numbering is depicted in **Figure 1** for non-ECC modules (×64) and **Figure 2** for ECC modules (×72).

TABLE 5
Pin Configuration of UDIMM

| Ball No. | Name | Pin Type | Buffer Type | Function |
|------------------------|-------------------------|----------|-------------|---|
| Clock Signals | | | | |
| 185 | CK0 | I | SSTL | Clock Signals 2:0, Complement Clock Signals 2:0 |
| 137 | CK1 | I | SSTL | |
| 220 | CK2 | I | SSTL | |
| 186 | CK0 | I | SSTL | |
| 138 | CK1 | I | SSTL | |
| 221 | CK2 | I | SSTL | |
| 52 | CKE0 | I | SSTL | Clock Enable Rank 1:0 |
| 171 | CKE1 | I | SSTL | <i>Note: 2 Ranks module</i> |
| | NC | NC | — | Not Connected <i>Note: 1 Rank module</i> |
| Control Signals | | | | |
| 193 | S0# | I | SSTL | Chip Select Rank 1:0 |
| 76 | S1# | I | SSTL | <i>Note: 2 Ranks module</i> |
| | NC | NC | — | Not Connected <i>Note: 1 Rank module</i> |
| 192 | RAS | I | SSTL | Row Address Strobe |
| 74 | $\overline{\text{CAS}}$ | I | SSTL | Column Address Strobe |
| 73 | $\overline{\text{WE}}$ | I | SSTL | Write Enable |
| Address Signals | | | | |
| 71 | BA0 | I | SSTL | Bank Address Bus 1:0 |
| 190 | BA1 | I | SSTL | |
| 54 | BA2 | I | SSTL | Bank Address Bus 2 Greater than 512Mb DDR2 SDRAMS |
| | NC | NC | — | Not Connected Less than 1Gb DDR2 SDRAMS |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Ball No. | Name | Pin Type | Buffer Type | Function |
|---------------------|------|----------|-------------|---|
| 188 | A0 | I | SSTL | Address Bus 12:0 |
| 183 | A1 | I | SSTL | |
| 63 | A2 | I | SSTL | |
| 182 | A3 | I | SSTL | |
| 61 | A4 | I | SSTL | |
| 60 | A5 | I | SSTL | |
| 180 | A6 | I | SSTL | |
| 58 | A7 | I | SSTL | |
| 179 | A8 | I | SSTL | |
| 177 | A9 | I | SSTL | |
| 70 | A10 | I | SSTL | |
| | AP | I | SSTL | |
| 57 | A11 | I | SSTL | |
| 176 | A12 | I | SSTL | |
| 196 | A13 | I | SSTL | Address Signal 13 <i>Note: 1 Gbit based module and 512M x4/x8</i> |
| | NC | NC | — | Not Connected <i>Note: Module based on 1 Gbit x16 Module based on 512 Mbit x16 or smaller</i> |
| 174 | A14 | I | SSTL | Address Signal 14 <i>Note: Modules based on 2 Gbit</i> |
| | NC | NC | — | Not Connected <i>Note: Modules based on 1 Gbit or smaller</i> |
| Data Signals | | | | |
| 3 | DQ0 | I/O | SSTL | Data Bus 63:0 Data Input/Output pins |
| 4 | DQ1 | I/O | SSTL | |
| 9 | DQ2 | I/O | SSTL | |
| 10 | DQ3 | I/O | SSTL | |
| 122 | DQ4 | I/O | SSTL | |
| 123 | DQ5 | I/O | SSTL | |
| 128 | DQ6 | I/O | SSTL | |
| 129 | DQ7 | I/O | SSTL | |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Ball No. | Name | Pin Type | Buffer Type | Function |
|----------|------|----------|-------------|--|
| 12 | DQ8 | I/O | SSTL | Data Bus 63:0 Data Input/Output pins |
| 13 | DQ9 | I/O | SSTL | |
| 21 | DQ10 | I/O | SSTL | |
| 22 | DQ11 | I/O | SSTL | |
| 131 | DQ12 | I/O | SSTL | |
| 132 | DQ13 | I/O | SSTL | |
| 140 | DQ14 | I/O | SSTL | |
| 141 | DQ15 | I/O | SSTL | |
| 24 | DQ16 | I/O | SSTL | |
| 25 | DQ17 | I/O | SSTL | |
| 30 | DQ18 | I/O | SSTL | |
| 31 | DQ19 | I/O | SSTL | |
| 143 | DQ20 | I/O | SSTL | |
| 144 | DQ21 | I/O | SSTL | |
| 149 | DQ22 | I/O | SSTL | |
| 150 | DQ23 | I/O | SSTL | |
| 33 | DQ24 | I/O | SSTL | |
| 34 | DQ25 | I/O | SSTL | |
| 39 | DQ26 | I/O | SSTL | |
| 40 | DQ27 | I/O | SSTL | |
| 152 | DQ28 | I/O | SSTL | |
| 153 | DQ29 | I/O | SSTL | |
| 158 | DQ30 | I/O | SSTL | |
| 159 | DQ31 | I/O | SSTL | |
| 80 | DQ32 | I/O | SSTL | |
| 81 | DQ33 | I/O | SSTL | |
| 86 | DQ34 | I/O | SSTL | |
| 87 | DQ35 | I/O | SSTL | |
| 199 | DQ36 | I/O | SSTL | |
| 200 | DQ37 | I/O | SSTL | |
| 205 | DQ38 | I/O | SSTL | |
| 206 | DQ39 | I/O | SSTL | |
| 89 | DQ40 | I/O | SSTL | |
| 90 | DQ41 | I/O | SSTL | |
| 95 | DQ42 | I/O | SSTL | |
| 96 | DQ43 | I/O | SSTL | |
| 208 | DQ44 | I/O | SSTL | |
| 209 | DQ45 | I/O | SSTL | |
| 214 | DQ46 | I/O | SSTL | |
| 215 | DQ47 | I/O | SSTL | |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Ball No. | Name | Pin Type | Buffer Type | Function |
|--------------------------|------|----------|-------------|---|
| 98 | DQ48 | I/O | SSTL | Data Bus 63:0 Data Input/Output pins |
| 99 | DQ49 | I/O | SSTL | |
| 107 | DQ50 | I/O | SSTL | |
| 108 | DQ51 | I/O | SSTL | |
| 217 | DQ52 | I/O | SSTL | |
| 218 | DQ53 | I/O | SSTL | |
| 226 | DQ54 | I/O | SSTL | |
| 227 | DQ55 | I/O | SSTL | |
| 110 | DQ56 | I/O | SSTL | |
| 111 | DQ57 | I/O | SSTL | |
| 116 | DQ58 | I/O | SSTL | |
| 117 | DQ59 | I/O | SSTL | |
| 229 | DQ60 | I/O | SSTL | |
| 230 | DQ61 | I/O | SSTL | |
| 235 | DQ62 | I/O | SSTL | |
| 236 | DQ63 | I/O | SSTL | |
| Check Bit Signals | | | | |
| 42 | CB0 | I/O | SSTL | Check Bit 0 <i>Note: ECC type module only</i> |
| | NC | NC | — | Not Connected <i>Note: ECC type module only</i> |
| 43 | CB1 | I/O | SSTL | Check Bit 1 <i>Note: ECC type module only</i> |
| | NC | NC | — | Not Connected <i>Note: ECC type module only</i> |
| 48 | CB2 | I/O | SSTL | Check Bit 2 <i>Note: ECC type module only</i> |
| | NC | NC | — | Not Connected <i>Note: ECC type module only</i> |
| 49 | CB3 | I/O | SSTL | Check Bit 3 <i>Note: ECC type module only</i> |
| | NC | NC | — | Not Connected <i>Note: ECC type module only</i> |
| 161 | CB4 | I/O | SSTL | Check Bit 4 <i>Note: ECC type module only</i> |
| | NC | NC | — | Not Connected <i>Note: ECC type module only</i> |
| 162 | CB5 | I/O | SSTL | Check Bit 5 <i>Note: ECC type module only</i> |
| | NC | NC | — | Not Connected <i>Note: ECC type module only</i> |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Ball No. | Name | Pin Type | Buffer Type | Function |
|--------------------------|--------------------------|----------|-------------|---|
| 167 | CB6 | I/O | SSTL | Check Bit 6 <i>Note: ECC type module only</i> |
| | NC | NC | — | Not Connected <i>Note: ECC type module only</i> |
| 168 | CB7 | I/O | SSTL | Check Bit 7 <i>Note: ECC type module only</i> |
| | NC | NC | — | Not Connected <i>Note: Non-ECC module</i> |
| Data Strobe Bus | | | | |
| 7 | DQS0 | I/O | SSTL | Data Strobe Bus 8:0 |
| 16 | DQS1 | I/O | SSTL | |
| 28 | DQS2 | I/O | SSTL | |
| 37 | DQS3 | I/O | SSTL | |
| 84 | DQS4 | I/O | SSTL | |
| 93 | DQS5 | I/O | SSTL | |
| 105 | DQS6 | I/O | SSTL | |
| 114 | DQS7 | I/O | SSTL | |
| 46 | DQS8 | I/O | SSTL | |
| 6 | $\overline{\text{DQS0}}$ | I/O | SSTL | Complement Data Strobe Bus 8:0 |
| 15 | $\overline{\text{DQS1}}$ | I/O | SSTL | |
| 27 | $\overline{\text{DQS2}}$ | I/O | SSTL | |
| 36 | $\overline{\text{DQS3}}$ | I/O | SSTL | |
| 83 | $\overline{\text{DQS4}}$ | I/O | SSTL | |
| 92 | $\overline{\text{DQS5}}$ | I/O | SSTL | |
| 104 | $\overline{\text{DQS6}}$ | I/O | SSTL | |
| 113 | $\overline{\text{DQS7}}$ | I/O | SSTL | |
| 45 | $\overline{\text{DQS8}}$ | I/O | SSTL | |
| Data Mask Signals | | | | |
| 125 | DM0 | I | SSTL | Data Mask Bus 8:0 |
| 134 | DM1 | I | SSTL | |
| 146 | DM2 | I | SSTL | |
| 155 | DM3 | I | SSTL | |
| 202 | DM4 | I | SSTL | |
| 211 | DM5 | I | SSTL | |
| 223 | DM6 | I | SSTL | |
| 232 | DM7 | I | SSTL | |
| 164 | DM8 | I | SSTL | |
| EEPROM | | | | |
| 120 | SCL | I | CMOS | Serial Bus Clock |
| 119 | SDA | I/O | OD | Serial Bus Data |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Ball No. | Name | Pin Type | Buffer Type | Function |
|--|-------------|----------|-------------|--|
| 239 | SA0 | I | CMOS | Serial Address Select Bus 2:0 |
| 240 | SA1 | I | CMOS | |
| 101 | SA2 | I | CMOS | |
| Power Supplies | | | | |
| 1 | V_{REF} | AI | — | I/O Reference Voltage |
| 238 | V_{DDSPD} | PWR | — | EEPROM Power Supply |
| 51,56,62,72,75,, 78,170,175,181,, 191,194 | V_{DDQ} | PWR | — | I/O Driver Power Supply |
| 53,59,64,67,69,, 172,178,184,187, 189,197 | V_{DD} | PWR | — | Power Supply |
| 2,5,8,11,14,17,, 20,23,26,29,32, 35,38,41,44,47,, 50,65,66,79,82, 85,88,91,94,97,, 100,103,106, 109,112,115,118, 121,124,127,, 130,133,136,139, 142,145,148,, 151,154,157,160, 163,166,169, 198,201,204,207, 210,213,216,, 219,222,225,228, 231,234,237 | V_{SS} | GND | — | Ground Plane |
| Other Pins | | | | |
| 195 | ODT0 | I | SSTL | On-Die Termination Control 0 |
| 77 | ODT1 | I | SSTL | On-Die Termination Control 1 <i>Note: 2 Rank modules</i> |
| | NC | NC | — | Not Connected <i>Note: 1 Rank modules</i> |
| 18,19,55,68,102,1 26,135,147, 156,165,173,203, 212, 224,233 | NC | NC | — | Not connected |

HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules**TABLE 6**
Abbreviations for Pin Type

| Abbreviation | Description |
|--------------|---|
| I | Standard input-only pin. Digital levels. |
| O | Output. Digital levels. |
| I/O | I/O is a bidirectional input/output signal. |
| AI | Input. Analog levels. |
| PWR | Power |
| GND | Ground |
| NC | Not Connected |


TABLE 7
Abbreviations for Buffer Type

| Abbreviation | Description |
|--------------|--|
| SSTL | Serial Stub Terminated Logic (SSTL_18) |
| LV-CMOS | Low Voltage CMOS |
| CMOS | CMOS Levels |
| OD | Open Drain. The corresponding pin has 2 operational states, active low and tri-state, and allows multiple devices to share as a wire-OR. |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

FIGURE 1
Pin Configuration UDIMM ×64 (240 Pin)




MPPT0150



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

FIGURE 2
Pin Configuration UDIMM ×72 (240 Pin)



MPPT0160



3 Electrical Characteristics

This chapter lists the electrical characteristics.

3.1 Absolute Maximum Ratings

Caution is needed not to exceed absolute maximum ratings of the DRAM device listed in **Table 8** at any time.

TABLE 8
Absolute Maximum Ratings

| Symbol | Parameter | Rating | | Unit | Note |
|-------------------|---|--------|------|------|------|
| | | Min. | Max. | | |
| V_{DD} | Voltage on V_{DD} pin relative to V_{SS} | -1.0 | +2.3 | V | 1) |
| V_{DDQ} | Voltage on V_{DDQ} pin relative to V_{SS} | -0.5 | +2.3 | V | 1)2) |
| V_{DDL} | Voltage on V_{DDL} pin relative to V_{SS} | -0.5 | +2.3 | V | 1)2) |
| V_{IN}, V_{OUT} | Voltage on any pin relative to V_{SS} | -0.5 | +2.3 | V | 1) |
| T_{STG} | Storage Temperature | -55 | +100 | °C | 1)2) |

1) When V_{DD} and V_{DDQ} and V_{DDL} are less than 500 mV; V_{REF} may be equal to or less than 300 mV.

2) Storage Temperature is the case surface temperature on the center/top side of the DRAM.

Attention: Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TABLE 9
DRAM Component Operating Temperature Range

| Symbol | Parameter | Rating | | Unit | Note |
|------------|-----------------------|--------|------|------|----------|
| | | Min. | Max. | | |
| T_{OPER} | Operating Temperature | 0 | 95 | °C | 1)2)3)4) |

1) Operating Temperature is the case surface temperature on the center / top side of the DRAM.

2) The operating temperature range are the temperatures where all DRAM specification will be supported. During operation, the DRAM case temperature must be maintained between 0 - 95 °C under all other specification parameters.

3) Above 85 °C the Auto-Refresh command interval has to be reduced to $t_{REFI} = 3.9 \mu s$

4) When operating this product in the 85 °C to 95 °C TCASE temperature range, the High Temperature Self Refresh has to be enabled by setting EMR(2) bit A7 to “1”. When the High Temperature Self Refresh is enabled there is an increase of I_{DD6} by approximately 50%



3.2 DC Operating Conditions

This chapter describes the DC operating characteristics.

TABLE 10
Operating Conditions

| Parameter | Symbol | Values | | Unit | Note |
|---|------------|--------|------|------|----------|
| | | Min. | Max. | | |
| Operating temperature (ambient) | T_{OPR} | 0 | +65 | °C | |
| DRAM Case Temperature | T_{CASE} | 0 | +95 | °C | 1)2)3)4) |
| Storage Temperature | T_{STG} | - 50 | +100 | °C | |
| Barometric Pressure (operating & storage) | PBar | +69 | +105 | kPa | 5) |
| Operating Humidity (relative) | H_{OPR} | 10 | 90 | % | |

- 1) DRAM Component Case Temperature is the surface temperature in the center on the top side of any of the DRAMs.
- 2) Within the DRAM Component Case Temperature Range all DRAM specifications will be supported
- 3) Above 85 °C DRAM Case Temperature the Auto-Refresh command interval has to be reduced to $t_{REF1} = 3.9 \mu s$
- 4) When operating this product in the 85 °C to 95 °C T_{CASE} temperature range, the High Temperature Self Refresh has to be enabled by setting EMR(2) bit A7 to "1". When the High Temperature Self Refresh is enabled there is an increase of I_{DD6} by approximately 50%.
- 5) Up to 3000 m.

TABLE 11
Supply Voltage Levels and DC Operating Conditions

| Parameter | Symbol | Values | | | Unit | Note |
|-----------------------------|--------------|-----------------------|----------------------|-----------------------|------|------|
| | | Min. | Typ. | Max. | | |
| Device Supply Voltage | V_{DD} | 1.7 | 1.8 | 1.9 | V | |
| Output Supply Voltage | V_{DDQ} | 1.7 | 1.8 | 1.9 | V | 1) |
| Input Reference Voltage | V_{REF} | $0.49 \times V_{DDQ}$ | $0.5 \times V_{DDQ}$ | $0.51 \times V_{DDQ}$ | V | 2) |
| SPD Supply Voltage | V_{DDSPD} | 1.7 | — | 3.6 | V | |
| DC Input Logic High | $V_{IH(DC)}$ | $V_{REF} + 0.125$ | — | $V_{DDQ} + 0.3$ | V | |
| DC Input Logic Low | $V_{IL(DC)}$ | - 0.30 | — | $V_{REF} - 0.125$ | V | |
| In / Output Leakage Current | I_L | - 5 | — | 5 | μA | 3) |

- 1) Under all conditions, V_{DDQ} must be less than or equal to V_{DD}
- 2) Peak to peak AC noise on V_{REF} may not exceed $\pm 2\% V_{REF(DC)}$. V_{REF} is also expected to track noise in V_{DDQ} .
- 3) Input voltage for any connector pin under test of $0 V \leq V_{IN} \leq V_{DDQ} + 0.3 V$; all other pins at 0 V. Current is per pin



3.3 Timing Characteristics

This chapter describes the AC characteristics.

3.3.1 Speed Grade Definitions

All Speed grades faster than DDR2-DDR400B comply with DDR2-DDR400B timing specifications ($t_{CK} = 5\text{ns}$ with $t_{RAS} = 40\text{ns}$). Speed Grade Definition for DDR2-800 (Table 12), DDR2-667 (Table 13), DDR2-533C (Table 14) and DDR2-400B (Table 15).

TABLE 12

Speed Grade Definition Speed Bins for DDR2-800

| Speed Grade | | DDR2-800D | | DDR2-800E | | Unit | Note | |
|----------------------|-----------|-----------|-------|-----------|-------|----------|------------|----------|
| QAG Sort Name | | -2.5F | | -2.5 | | | | |
| CAS-RCD-RP latencies | | 5-5-5 | | 6-6-6 | | t_{CK} | | |
| Parameter | Symbol | Min. | Max. | Min. | Max. | — | | |
| Clock Frequency | @ CL = 3 | t_{CK} | 5 | 8 | 5 | 8 | ns | 1)2)3)4) |
| | @ CL = 4 | t_{CK} | 3.75 | 8 | 3.75 | 8 | ns | 1)2)3)4) |
| | @ CL = 5 | t_{CK} | 2.5 | 8 | 3 | 8 | ns | 1)2)3)4) |
| | @ CL = 6 | t_{CK} | 2.5 | 8 | 2.5 | 8 | ns | 1)2)3)4) |
| Row Active Time | t_{RAS} | 45 | 70000 | 45 | 70000 | ns | 1)2)3)4)5) | |
| Row Cycle Time | t_{RC} | 57.5 | — | 60 | — | ns | 1)2)3)4) | |
| RAS-CAS-Delay | t_{RCD} | 12.5 | — | 15 | — | ns | 1)2)3)4) | |
| Row Precharge Time | t_{RP} | 12.5 | — | 15 | — | ns | 1)2)3)4) | |

- 1) Timings are guaranteed with $\overline{CK}/\overline{CK}$ differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0)
- 2) The $\overline{CK}/\overline{CK}$ input reference level (for timing reference to $\overline{CK}/\overline{CK}$) is the point at which \overline{CK} and \overline{CK} cross. The $\overline{DQS} / \overline{DQS}$, $\overline{RDQS} / \overline{RDQS}$, input reference level is the crosspoint when in differential strobe mode.
- 3) Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, $CKE = 0.2 \times V_{DDQ}$ is recognized as low.
- 4) The output timing reference voltage level is V_{TT} .
- 5) $t_{RAS,MAX}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to $9 \times t_{REFI}$.



TABLE 13

Speed Grade Definition Speed Bins for DDR2-667

| Speed Grade | | DDR2-667C | | DDR2-667D | | Unit | Note | |
|----------------------|-----------|-----------|-------|-----------|-------|----------|------------|----------|
| QAG Sort Name | | -3 | | -3S | | | | |
| CAS-RCD-RP latencies | | 4-4-4 | | 5-5-5 | | t_{CK} | | |
| Parameter | Symbol | Min. | Max. | Min. | Max. | — | | |
| Clock Frequency | @ CL = 3 | t_{CK} | 5 | 8 | 5 | 8 | ns | 1)2)3)4) |
| | @ CL = 4 | t_{CK} | 3 | 8 | 3.75 | 8 | ns | 1)2)3)4) |
| | @ CL = 5 | t_{CK} | 3 | 8 | 3 | 8 | ns | 1)2)3)4) |
| Row Active Time | t_{RAS} | 45 | 70000 | 45 | 70000 | ns | 1)2)3)4)5) | |
| Row Cycle Time | t_{RC} | 57 | — | 60 | — | ns | 1)2)3)4) | |
| RAS-CAS-Delay | t_{RCD} | 12 | — | 15 | — | ns | 1)2)3)4) | |
| Row Precharge Time | t_{RP} | 12 | — | 15 | — | ns | 1)2)3)4) | |

- 1) Timings are guaranteed with $\overline{CK}/\overline{CK}$ differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0).
- 2) The $\overline{CK}/\overline{CK}$ input reference level (for timing reference to $\overline{CK}/\overline{CK}$) is the point at which \overline{CK} and \overline{CK} cross. The $\overline{DQS} / \overline{DQS}$, $\overline{RDQS} / \overline{RDQS}$, input reference level is the crosspoint when in differential strobe mode
- 3) Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, $CKE = 0.2 \times V_{DDQ}$ is recognized as low.
- 4) The output timing reference voltage level is V_{TT} .
- 5) $t_{RAS,MAX}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to $9 \times t_{REFI}$.

TABLE 14

Speed Grade Definition Speed Bins for DDR2-533C

| Speed Grade | | DDR2-533C | | Unit | Note | |
|----------------------|-----------|-----------|-------|----------|------------|----------|
| QAG Sort Name | | -3.7 | | | | |
| CAS-RCD-RP latencies | | 4-4-4 | | t_{CK} | | |
| Parameter | Symbol | Min. | Max. | — | | |
| Clock Frequency | @ CL = 3 | t_{CK} | 5 | 8 | ns | 1)2)3)4) |
| | @ CL = 4 | t_{CK} | 3.75 | 8 | ns | 1)2)3)4) |
| | @ CL = 5 | t_{CK} | 3.75 | 8 | ns | 1)2)3)4) |
| Row Active Time | t_{RAS} | 45 | 70000 | ns | 1)2)3)4)5) | |
| Row Cycle Time | t_{RC} | 60 | — | ns | 1)2)3)4) | |
| RAS-CAS-Delay | t_{RCD} | 15 | — | ns | 1)2)3)4) | |
| Row Precharge Time | t_{RP} | 15 | — | ns | 1)2)3)4) | |

- 1) Timings are guaranteed with $\overline{CK}/\overline{CK}$ differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0)
- 2) The $\overline{CK}/\overline{CK}$ input reference level (for timing reference to $\overline{CK}/\overline{CK}$) is the point at which \overline{CK} and \overline{CK} cross. The $\overline{DQS} / \overline{DQS}$, $\overline{RDQS} / \overline{RDQS}$, input reference level is the crosspoint when in differential strobe mode.
- 3) Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, $CKE = 0.2 \times V_{DDQ}$ is recognized as low.
- 4) The output timing reference voltage level is V_{TT} .
- 5) $t_{RAS,MAX}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to $9 \times t_{REFI}$.



TABLE 15

Speed Grade Definition Speed Bins for DDR2-400B

| Speed Grade | | DDR2-400B | | Unit | Note | |
|----------------------|-----------|-----------|-------|----------|------------|----------|
| QAG Sort Name | | -5 | | | | |
| CAS-RCD-RP latencies | | 3-3-3 | | t_{CK} | | |
| Parameter | Symbol | Min. | Max. | — | | |
| Clock Frequency | @ CL = 3 | t_{CK} | 5 | 8 | ns | 1)2)3)4) |
| | @ CL = 4 | t_{CK} | 5 | 8 | ns | 1)2)3)4) |
| | @ CL = 5 | t_{CK} | 5 | 8 | ns | 1)2)3)4) |
| Row Active Time | t_{RAS} | 40 | 70000 | ns | 1)2)3)4)5) | |
| Row Cycle Time | t_{RC} | 55 | — | ns | 1)2)3)4) | |
| RAS-CAS-Delay | t_{RCD} | 15 | — | ns | 1)2)3)4) | |
| Row Precharge Time | t_{RP} | 15 | — | ns | 1)2)3)4) | |

- 1) Timings are guaranteed with CK/ \overline{CK} differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) .
- 2) The CK/ \overline{CK} input reference level (for timing reference to CK/ \overline{CK}) is the point at which CK and \overline{CK} cross. The DQS / \overline{DQS} , RDQS / \overline{RDQS} , input reference level is the crosspoint when in differential strobe mode
- 3) Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, $CKE = 0.2 \times V_{DDQ}$ is recognized as low.
- 4) The output timing reference voltage level is V_{TT} .
- 5) $t_{RAS,MAX}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to $9 \times t_{REFI}$.



3.3.2 Component AC Timing Parameters

Timing Parameters for DDR2-800 (Table 16), DDR2-667(Table 17), DDR2-533(Table 18) and DDR2-400(Table 19).

TABLE 16

DRAM Component Timing Parameter by Speed Grade - DDR2-800

| Parameter | Symbol | DDR2-800 | | Unit | Note ¹⁾²⁾³⁾⁴⁾⁵⁾⁶⁾⁷⁾⁸⁾ |
|--|--------------------|---------------------------------------|--------------|--------------|----------------------------------|
| | | Min. | Max. | | |
| DQ output access time from CK / $\overline{\text{CK}}$ | t_{AC} | -400 | +400 | ps | 9) |
| DQS output access time from CK / $\overline{\text{CK}}$ | $t_{DQ\text{SCK}}$ | -350 | +350 | ps | 9) |
| Average clock high pulse width | $t_{CH.AVG}$ | 0.48 | 0.52 | $t_{CK.AVG}$ | 10)11) |
| Average clock low pulse width | $t_{CL.AVG}$ | 0.48 | 0.52 | $t_{CK.AVG}$ | 10)11) |
| Average clock period | $t_{CK.AVG}$ | 2500 | 8000 | ps | 10)11) |
| DQ and DM input setup time | $t_{DS.BASE}$ | 50 | — | ps | 12)13)14) |
| DQ and DM input hold time | $t_{DH.BASE}$ | 125 | — | ps | 13)14)15) |
| Control & address input pulse width for each input | t_{IPW} | 0.6 | — | $t_{CK.AVG}$ | |
| DQ and DM input pulse width for each input | t_{DIPW} | 0.35 | — | $t_{CK.AVG}$ | |
| Data-out high-impedance time from CK / $\overline{\text{CK}}$ | t_{HZ} | — | $t_{AC.MAX}$ | ps | 9)16) |
| DQS/ $\overline{\text{DQS}}$ low-impedance time from CK / $\overline{\text{CK}}$ | $t_{LZ.DQS}$ | $t_{AC.MIN}$ | $t_{AC.MAX}$ | ps | 9)16) |
| DQ low impedance time from CK/ $\overline{\text{CK}}$ | $t_{LZ.DQ}$ | $2 \times t_{AC.MIN}$ | $t_{AC.MAX}$ | ps | 9)16) |
| DQS-DQ skew for DQS & associated DQ signals | t_{DQSQ} | — | 200 | ps | 17) |
| CK half pulse width | t_{HP} | Min($t_{CH.ABS}$, $t_{CL.ABS}$) | — | ps | 18) |
| DQ hold skew factor | t_{QHS} | — | 300 | ps | 19) |
| DQ/DQS output hold time from DQS | t_{QH} | $t_{HP} - t_{QHS}$ | — | ps | 20) |
| Write command to DQS associated clock edges | WL | RL - 1 | | nCK | |
| DQS latching rising transition to associated clock edges | t_{DQSS} | - 0.25 | + 0.25 | $t_{CK.AVG}$ | 21) |
| DQS input high pulse width | t_{DQSH} | 0.35 | — | $t_{CK.AVG}$ | |
| DQS input low pulse width | t_{DQSL} | 0.35 | — | $t_{CK.AVG}$ | |
| DQS falling edge to CK setup time | t_{DSS} | 0.2 | — | $t_{CK.AVG}$ | 21) |
| DQS falling edge hold time from CK | t_{DSH} | 0.2 | — | $t_{CK.AVG}$ | 21) |
| Write postamble | t_{WPST} | 0.4 | 0.6 | $t_{CK.AVG}$ | |
| Write preamble | t_{WPRE} | 0.35 | — | $t_{CK.AVG}$ | |
| Address and control input setup time | $t_{IS.BASE}$ | 175 | — | ps | 22)23) |
| Address and control input hold time | $t_{IH.BASE}$ | 250 | — | ps | 23)24) |
| Read preamble | t_{RPRE} | 0.9 | 1.1 | $t_{CK.AVG}$ | 25)26) |
| Read postamble | t_{RPST} | 0.4 | 0.6 | $t_{CK.AVG}$ | 25)27) |
| CAS to CAS command delay | t_{CCD} | 2 | — | nCK | |
| Write recovery time | t_{WR} | 15 | — | ns | 28) |
| Auto-Precharge write recovery + precharge time | t_{DAL} | WR + t_{nRP} | — | nCK | 28)29) |
| Internal write to read command delay | t_{WTR} | 7.5 | — | ns | 28)30) |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Parameter | Symbol | DDR2-800 | | Unit | Note 1)2)3)4)5)6)7)8) |
|---|-------------|--------------------------------|------|------|-----------------------|
| | | Min. | Max. | | |
| Internal Read to Precharge command delay | t_{RTP} | 7.5 | — | ns | 28) |
| Exit self-refresh to a non-read command | t_{XSNR} | $t_{RFC} + 10$ | — | ns | 28) |
| Exit self-refresh to read command | t_{XSRD} | 200 | — | nCK | |
| Exit precharge power-down to any valid command (other than NOP or Deselect) | t_{XP} | 2 | — | nCK | |
| Exit power down to read command | t_{XARD} | 2 | — | nCK | |
| Exit active power-down mode to read command (slow exit, lower power) | t_{XARDS} | 8 – AL | — | nCK | |
| CKE minimum pulse width (high and low pulse width) | t_{CKE} | 3 | — | nCK | 31) |
| Mode register set command cycle time | t_{MRD} | 2 | — | nCK | |
| MRS command to ODT update delay | t_{MOD} | 0 | 12 | ns | 28) |
| OCD drive mode output delay | t_{OIT} | 0 | 12 | ns | 28) |
| Minimum time clocks remain ON after CKE asynchronously drops LOW | t_{DELAY} | $t_{IS} + t_{CK.AVG} + t_{IH}$ | — | ns | |

- 1) For details and notes see the relevant Qimonda component data sheet
- 2) $V_{DDQ} = 1.8 V \pm 0.1 V$; $V_{DD} = 1.8 V \pm 0.1 V$. See notes 5)6)7)8)
- 3) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 4) Timings are guaranteed with CK/\overline{CK} differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 5) The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and \overline{CK} cross. The DQS / \overline{DQS} , RDQS / \overline{RDQS} , input reference level is the crosspoint when in differential strobe mode.
- 6) Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, CKE = $0.2 \times V_{DDQ}$ is recognized as low.
- 7) The output timing reference voltage level is V_{TT} .
- 8) New units, ' $t_{CK.AVG}$ ' and 'nCK', are introduced in DDR2-667 and DDR2-800. Unit ' $t_{CK.AVG}$ ' represents the actual $t_{CK.AVG}$ of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and DDR2-533, ' t_{CK} ' is used for both concepts. Example: $t_{XP} = 2$ [nCK] means; if Power Down exit is registered at T_m , an Active command may be registered at $T_m + 2$, even if $(T_m + 2 - T_m)$ is $2 \times t_{CK.AVG} + t_{ERR.2PER(MIN)}$.
- 9) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{ERR(6-10PER)}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has $t_{ERR(6-10PER).MIN} = -272$ ps and $t_{ERR(6-10PER).MAX} = +293$ ps, then $t_{DQSCK.MIN(DERATED)} = t_{DQSCK.MIN} - t_{ERR(6-10PER).MAX} = -400$ ps - 293 ps = -693 ps and $t_{DQSCK.MAX(DERATED)} = t_{DQSCK.MAX} - t_{ERR(6-10PER).MIN} = 400$ ps + 272 ps = +672 ps. Similarly, $t_{LZ.DQ}$ for DDR2-667 derates to $t_{LZ.DQ.MIN(DERATED)} = -900$ ps - 293 ps = -1193 ps and $t_{LZ.DQ.MAX(DERATED)} = 450$ ps + 272 ps = +722 ps. (Caution on the MIN/MAX usage!)
- 10) Input clock jitter spec parameter. These parameters are referred to as 'input clock jitter spec parameters' and these parameters apply to DDR2-667 and DDR2-800 only. The jitter specified is a random jitter meeting a Gaussian distribution.
- 11) These parameters are specified per their average values, however it is understood that the relationship between the average timing and the absolute instantaneous timing holds all the times (min. and max of SPEC values are to be used for calculations).
- 12) Input waveform timing t_{DS} with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the $V_{IH.AC}$ level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the $V_{IL.AC}$ level to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS, \overline{DQS} signals must be monotonic between $V_{IH(DC).MAX}$ and $V_{IH(DC).MIN}$. See **Figure 4**.
- 13) If t_{DS} or t_{DH} is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 14) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal ((L/U/R)DQS / \overline{DQS}) crossing.
- 15) Input waveform timing t_{DH} with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to the input signal crossing at the $V_{IH.DC}$ level for a falling signal and from the differential data strobe crosspoint to the input signal crossing at the $V_{IL.DC}$ level for a rising signal applied to the device under test. DQS, \overline{DQS} signals must be monotonic between $V_{IL.DC}.MAX$ and $V_{IH.DC}.MIN$. See **Figure 4**.

HYS[64/72]T[16/32/64]0xxHU-[2.5/.5]-A
Unbuffered DDR2 SDRAM Modules

- 16) t_{HZ} and t_{LZ} transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving (t_{HZ}), or begins driving (t_{LZ}).
- 17) t_{DQSQ} : Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS / \overline{DQS} and associated DQ in any given cycle.
- 18) t_{HP} is the minimum of the absolute half period of the actual input clock. t_{HP} is an input parameter but not an input specification parameter. It is used in conjunction with t_{QHS} to derive the DRAM output timing t_{QH} . The value to be used for t_{QH} calculation is determined by the following equation; $t_{HP} = \text{MIN}(t_{CH,ABS}, t_{CL,ABS})$, where, $t_{CH,ABS}$ is the minimum of the actual instantaneous clock high time; $t_{CL,ABS}$ is the minimum of the actual instantaneous clock low time.
- 19) t_{QHS} accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual t_{HP} at the input is transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers.
- 20) $t_{QH} = t_{HP} - t_{QHS}$, where: t_{HP} is the minimum of the absolute half period of the actual input clock; and t_{QHS} is the specification value under the max column. {The less half-pulse width distortion present, the larger the t_{QH} value is; and the larger the valid data eye will be.} Examples: 1) If the system provides t_{HP} of 1315 ps into a DDR2-667 SDRAM, the DRAM provides t_{QH} of 975 ps minimum. 2) If the system provides t_{HP} of 1420 ps into a DDR2-667 SDRAM, the DRAM provides t_{QH} of 1080 ps minimum.
- 21) These parameters are measured from a data strobe signal ((L/U/R)DQS / \overline{DQS}) crossing to its respective clock signal (CK / \overline{CK}) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. $t_{JIT,PER}$, $t_{JIT,CC}$, etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- 22) Input waveform timing is referenced from the input signal crossing at the $V_{IH,AC}$ level for a rising signal and $V_{IL,AC}$ for a falling signal applied to the device under test. See **Figure 5**.
- 23) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK / \overline{CK}) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. $t_{JIT,PER}$, $t_{JIT,CC}$, etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- 24) Input waveform timing is referenced from the input signal crossing at the $V_{IL,DC}$ level for a rising signal and $V_{IH,DC}$ for a falling signal applied to the device under test. See **Figure 5**.
- 25) t_{RPST} end point and t_{RPRE} begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (t_{RPST}), or begins driving (t_{RPRE}). **Figure 3** shows a method to calculate these points when the device is no longer driving (t_{RPST}), or begins driving (t_{RPRE}) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- 26) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{JIT,PER}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has $t_{JIT,PER,MIN} = -72$ ps and $t_{JIT,PER,MAX} = +93$ ps, then $t_{RPRE,MIN(DERATED)} = t_{RPRE,MIN} + t_{JIT,PER,MIN} = 0.9 \times t_{CK,AVG} - 72$ ps = + 2178 ps and $t_{RPRE,MAX(DERATED)} = t_{RPRE,MAX} + t_{JIT,PER,MAX} = 1.1 \times t_{CK,AVG} + 93$ ps = + 2843 ps. (Caution on the MIN/MAX usage!).
- 27) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{JIT,DUTY}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has $t_{JIT,DUTY,MIN} = -72$ ps and $t_{JIT,DUTY,MAX} = +93$ ps, then $t_{RPST,MIN(DERATED)} = t_{RPST,MIN} + t_{JIT,DUTY,MIN} = 0.4 \times t_{CK,AVG} - 72$ ps = + 928 ps and $t_{RPST,MAX(DERATED)} = t_{RPST,MAX} + t_{JIT,DUTY,MAX} = 0.6 \times t_{CK,AVG} + 93$ ps = + 1592 ps. (Caution on the MIN/MAX usage!).
- 28) $DAL = WR + RU\{t_{RP}(ns) / t_{CK}(ns)\}$, where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For t_{RP} , if the result of the division is not already an integer, round up to the next highest integer. t_{CK} refers to the application clock period. Example: For DDR2-533 at $t_{CK} = 3.75$ ns with t_{WR} programmed to 4 clocks. $t_{DAL} = 4 + (15 \text{ ns} / 3.75 \text{ ns}) \text{ clocks} = 4 + (4) \text{ clocks} = 8 \text{ clocks}$.
- 29) $t_{DAL,nCK} = WR [nCK] + t_{nRP,nCK} = WR + RU\{t_{RP} [ps] / t_{CK,AVG} [ps]\}$, where WR is the value programmed in the EMR.
- 30) t_{WTR} is at least two clocks ($2 \times t_{CK}$) independent of operation frequency.
- 31) $t_{CKE,MIN}$ of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $t_{IS} + 2 \times t_{CK} + t_{IH}$.



TABLE 17
DRAM Component Timing Parameter by Speed Grade - DDR2-667

| Parameter | Symbol | DDR2-667 | | Unit | Note ¹⁾²⁾³⁾⁴⁾⁵⁾⁶⁾⁷⁾⁸⁾ |
|---|---------------|--------------------------------------|--------------|--------------|----------------------------------|
| | | Min. | Max. | | |
| DQ output access time from CK / $\overline{\text{CK}}$ | t_{AC} | -450 | +450 | ps | 9) |
| DQS output access time from CK / $\overline{\text{CK}}$ | t_{DQSCK} | -400 | +400 | ps | 9) |
| Average clock high pulse width | $t_{CH.AVG}$ | 0.48 | 0.52 | $t_{CK.AVG}$ | 10)11) |
| Average clock low pulse width | $t_{CL.AVG}$ | 0.48 | 0.52 | $t_{CK.AVG}$ | 10)11) |
| Average clock period | $t_{CK.AVG}$ | 3000 | 8000 | ps | |
| DQ and DM input setup time | $t_{DS.BASE}$ | 100 | — | ps | 12)13)14) |
| DQ and DM input hold time | $t_{DH.BASE}$ | 175 | — | ps | 13)14)15) |
| Control & address input pulse width for each input | t_{IPW} | 0.6 | — | $t_{CK.AVG}$ | |
| DQ and DM input pulse width for each input | t_{DIPW} | 0.35 | — | $t_{CK.AVG}$ | |
| Data-out high-impedance time from CK / $\overline{\text{CK}}$ | t_{HZ} | — | $t_{AC.MAX}$ | ps | 9)16) |
| DQS/DQS low-impedance time from CK / $\overline{\text{CK}}$ | $t_{LZ.DQS}$ | $t_{AC.MIN}$ | $t_{AC.MAX}$ | ps | 9)16) |
| DQ low impedance time from CK/ $\overline{\text{CK}}$ | $t_{LZ.DQ}$ | $2 \times t_{AC.MIN}$ | $t_{AC.MAX}$ | ps | 9)16) |
| DQS-DQ skew for DQS & associated DQ signals | t_{DQSQ} | — | 240 | ps | 17) |
| CK half pulse width | t_{HP} | $\text{Min}(t_{CH.ABS}, t_{CL.ABS})$ | — | ps | 18) |
| DQ hold skew factor | t_{QHS} | — | 340 | ps | 19) |
| DQ/DQS output hold time from DQS | t_{QH} | $t_{HP} - t_{QHS}$ | — | ps | 20) |
| Write command to DQS associated clock edges | WL | RL-1 | | nCK | |
| DQS latching rising transition to associated clock edges | t_{DQSS} | - 0.25 | + 0.25 | $t_{CK.AVG}$ | 21) |
| DQS input high pulse width | t_{DQSH} | 0.35 | — | $t_{CK.AVG}$ | |
| DQS input low pulse width | t_{DQSL} | 0.35 | — | $t_{CK.AVG}$ | |
| DQS falling edge to CK setup time | t_{DSS} | 0.2 | — | $t_{CK.AVG}$ | 21) |
| DQS falling edge hold time from CK | t_{DSH} | 0.2 | — | $t_{CK.AVG}$ | 21) |
| Write postamble | t_{WPST} | 0.4 | 0.6 | $t_{CK.AVG}$ | |
| Write preamble | t_{WPRE} | 0.35 | — | $t_{CK.AVG}$ | |
| Address and control input setup time | $t_{IS.BASE}$ | 200 | — | ps | 22)23) |
| Address and control input hold time | $t_{IH.BASE}$ | 275 | — | ps | 23)24) |
| Read preamble | t_{RPRE} | 0.9 | 1.1 | $t_{CK.AVG}$ | 25)26) |
| Read postamble | t_{RPST} | 0.4 | 0.6 | $t_{CK.AVG}$ | 25)27) |
| CAS to CAS command delay | t_{CCD} | 2 | — | nCK | |
| Write recovery time | t_{WR} | 15 | — | ns | 28) |
| Auto-Precharge write recovery + precharge time | t_{DAL} | $WR + t_{nRP}$ | — | nCK | 28)29) |
| Internal write to read command delay | t_{WTR} | 7.5 | — | ns | 28)30) |
| Internal Read to Precharge command delay | t_{RTP} | 7.5 | — | ns | 28) |
| Exit self-refresh to a non-read command | t_{XSNR} | $t_{RFC} + 10$ | — | ns | 28) |
| Exit self-refresh to read command | t_{XSRD} | 200 | — | nCK | |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Parameter | Symbol | DDR2-667 | | Unit | Note 1)2)3)4)5)6)7)8) |
|---|-------------|--------------------------------|------|------|-----------------------|
| | | Min. | Max. | | |
| Exit precharge power-down to any valid command (other than NOP or Deselect) | t_{XP} | 2 | — | nCK | |
| Exit power down to read command | t_{XARD} | 2 | — | nCK | |
| Exit active power-down mode to read command (slow exit, lower power) | t_{XARDS} | 7 – AL | — | nCK | |
| CKE minimum pulse width (high and low pulse width) | t_{CKE} | 3 | — | nCK | 31) |
| Mode register set command cycle time | t_{MRD} | 2 | — | nCK | |
| MRS command to ODT update delay | t_{MOD} | 0 | 12 | ns | 28) |
| OCD drive mode output delay | t_{OIT} | 0 | 12 | ns | 28) |
| Minimum time clocks remain ON after CKE asynchronously drops LOW | t_{DELAY} | $t_{IS} + t_{CK.AVG} + t_{IH}$ | — | ns | |

- 1) For details and notes see the relevant Qimonda component data sheet
- 2) $V_{DDQ} = 1.8 V \pm 0.1V$; $V_{DD} = 1.8 V \pm 0.1 V$. See notes 5)6)7)8)
- 3) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 4) Timings are guaranteed with CK/ \overline{CK} differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 5) The CK / \overline{CK} input reference level (for timing reference to CK / \overline{CK}) is the point at which CK and \overline{CK} cross. The DQS / \overline{DQS} , RDQS / \overline{RDQS} , input reference level is the crosspoint when in differential strobe mode.
- 6) Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, $CKE = 0.2 \times V_{DDQ}$ is recognized as low.
- 7) The output timing reference voltage level is V_{TT} .
- 8) New units, ' $t_{CK.AVG}$ ' and 'nCK', are introduced in DDR2-667 and DDR2-800. Unit ' $t_{CK.AVG}$ ' represents the actual $t_{CK.AVG}$ of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and DDR2-533, ' t_{CK} ' is used for both concepts. Example: $t_{XP} = 2$ [nCK] means; if Power Down exit is registered at T_m , an Active command may be registered at $T_m + 2$, even if $(T_m + 2 - T_m)$ is $2 \times t_{CK.AVG} + t_{ERR.2PER(MIN)}$.
- 9) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{ERR(6-10per)}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has $t_{ERR(6-10PER).MIN} = -272$ ps and $t_{ERR(6-10PER).MAX} = +293$ ps, then $t_{DQSCK.MIN(DERATED)} = t_{DQSCK.MIN} - t_{ERR(6-10PER).MAX} = -400$ ps – 293 ps = – 693 ps and $t_{DQSCK.MAX(DERATED)} = t_{DQSCK.MAX} - t_{ERR(6-10PER).MIN} = 400$ ps + 272 ps = + 672 ps. Similarly, $t_{LZ.DQ}$ for DDR2-667 derates to $t_{LZ.DQ.MIN(DERATED)} = -900$ ps – 293 ps = – 1193 ps and $t_{LZ.DQ.MAX(DERATED)} = 450$ ps + 272 ps = + 722 ps. (Caution on the MIN/MAX usage!)
- 10) Input clock jitter spec parameter. These parameters are referred to as 'input clock jitter spec parameters' and these parameters apply to DDR2-667 and DDR2-800 only. The jitter specified is a random jitter meeting a Gaussian distribution.
- 11) These parameters are specified per their average values, however it is understood that the relationship between the average timing and the absolute instantaneous timing holds all the times (min. and max of SPEC values are to be used for calculations).
- 12) Input waveform timing t_{DS} with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the $V_{IH.AC}$ level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the $V_{IL.AC}$ level to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS, \overline{DQS} signals must be monotonic between $V_{i(DC).MAX}$ and $V_{i(DC).MIN}$. See **Figure 4**.
- 13) If t_{DS} or t_{DH} is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 14) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal ((L/U/R)DQS / \overline{DQS}) crossing.
- 15) Input waveform timing t_{DH} with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to the input signal crossing at the $V_{IH.DC}$ level for a falling signal and from the differential data strobe crosspoint to the input signal crossing at the $V_{IL.DC}$ level for a rising signal applied to the device under test. DQS, \overline{DQS} signals must be monotonic between $V_{IL.DC.MAX}$ and $V_{IH.DC.MIN}$. See **Figure 4**.
- 16) t_{HZ} and t_{LZ} transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving (t_{HZ}), or begins driving (t_{LZ}).
- 17) t_{DQSQ} : Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS / \overline{DQS} and associated DQ in any given cycle.

HYS[64/72]T[16/32/64]0xxHU-[2.5/.5]-A
Unbuffered DDR2 SDRAM Modules

- 18) t_{HP} is the minimum of the absolute half period of the actual input clock. t_{HP} is an input parameter but not an input specification parameter. It is used in conjunction with t_{QHS} to derive the DRAM output timing t_{QH} . The value to be used for t_{QH} calculation is determined by the following equation; $t_{HP} = \text{MIN}(t_{CH,ABS}, t_{CL,ABS})$, where, $t_{CH,ABS}$ is the minimum of the actual instantaneous clock high time; $t_{CL,ABS}$ is the minimum of the actual instantaneous clock low time.
- 19) t_{QHS} accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual t_{HP} at the input is transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers.
- 20) $t_{QH} = t_{HP} - t_{QHS}$, where: t_{HP} is the minimum of the absolute half period of the actual input clock; and t_{QHS} is the specification value under the max column. {The less half-pulse width distortion present, the larger the t_{QH} value is; and the larger the valid data eye will be.}
Examples: 1) If the system provides t_{HP} of 1315 ps into a DDR2-667 SDRAM, the DRAM provides t_{QH} of 975 ps minimum. 2) If the system provides t_{HP} of 1420 ps into a DDR2-667 SDRAM, the DRAM provides t_{QH} of 1080 ps minimum.
- 21) These parameters are measured from a data strobe signal ((L/U/R)DQS / $\overline{\text{DQS}}$) crossing to its respective clock signal (CK / $\overline{\text{CK}}$) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. $t_{JIT,PER}$, $t_{JIT,CC}$, etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- 22) Input waveform timing is referenced from the input signal crossing at the $V_{IH,AC}$ level for a rising signal and $V_{IL,AC}$ for a falling signal applied to the device under test. See **Figure 5**.
- 23) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK / $\overline{\text{CK}}$) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. $t_{JIT,PER}$, $t_{JIT,CC}$, etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- 24) Input waveform timing is referenced from the input signal crossing at the $V_{IL,DC}$ level for a rising signal and $V_{IH,DC}$ for a falling signal applied to the device under test. See **Figure 5**.
- 25) t_{RPST} end point and t_{RPRE} begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (t_{RPST}), or begins driving (t_{RPRE}). **Figure 3** shows a method to calculate these points when the device is no longer driving (t_{RPST}), or begins driving (t_{RPRE}) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- 26) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{JIT,PER}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has $t_{JIT,PER,MIN} = -72$ ps and $t_{JIT,PER,MAX} = +93$ ps, then $t_{RPRE,MIN(DERATED)} = t_{RPRE,MIN} + t_{JIT,PER,MIN} = 0.9 \times t_{CK,AVG} - 72$ ps = + 2178 ps and $t_{RPRE,MAX(DERATED)} = t_{RPRE,MAX} + t_{JIT,PER,MAX} = 1.1 \times t_{CK,AVG} + 93$ ps = + 2843 ps. (Caution on the MIN/MAX usage!).
- 27) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{JIT,DUTY}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has $t_{JIT,DUTY,MIN} = -72$ ps and $t_{JIT,DUTY,MAX} = +93$ ps, then $t_{RPST,MIN(DERATED)} = t_{RPST,MIN} + t_{JIT,DUTY,MIN} = 0.4 \times t_{CK,AVG} - 72$ ps = + 928 ps and $t_{RPST,MAX(DERATED)} = t_{RPST,MAX} + t_{JIT,DUTY,MAX} = 0.6 \times t_{CK,AVG} + 93$ ps = + 1592 ps. (Caution on the MIN/MAX usage!).
- 28) $DAL = WR + RU\{t_{RP}(ns) / t_{CK}(ns)\}$, where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For t_{RP} , if the result of the division is not already an integer, round up to the next highest integer. t_{CK} refers to the application clock period. Example: For DDR2-533 at $t_{CK} = 3.75$ ns with t_{WR} programmed to 4 clocks. $t_{DAL} = 4 + (15 \text{ ns} / 3.75 \text{ ns})$ clocks = 4 + (4) clocks = 8 clocks.
- 29) $t_{DAL,nCK} = WR [nCK] + t_{nRP,nCK} = WR + RU\{t_{RP} [ps] / t_{CK,AVG} [ps]\}$, where WR is the value programmed in the EMR.
- 30) t_{WTR} is at least two clocks ($2 \times t_{CK}$) independent of operation frequency.
- 31) $t_{CKE,MIN}$ of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $t_{IS} + 2 \times t_{CK} + t_{IH}$.



FIGURE 3

Method for calculating transitions and endpoint




FIGURE 4

Differential input waveform timing - t_{DS} and t_{DH}




FIGURE 5

Differential input waveform timing - t_{IS} and t_{IH}






TABLE 18
DRAM Component Timing Parameter by Speed Grade - DDR2-533

| Parameter | Symbol | DDR2-533 | | Unit | Note ¹⁾²⁾³⁾⁴⁾⁵⁾⁶⁾⁷⁾ |
|--|------------------------|----------------------------|--------------|----------|--------------------------------|
| | | Min. | Max. | | |
| DQ output access time from CK / $\overline{\text{CK}}$ | t_{AC} | -500 | +500 | ps | |
| CAS A to $\overline{\text{CAS}}$ B command period | t_{CCD} | 2 | — | t_{CK} | |
| CK, $\overline{\text{CK}}$ high-level width | t_{CH} | 0.45 | 0.55 | t_{CK} | |
| CKE minimum high and low pulse width | t_{CKE} | 3 | — | t_{CK} | |
| CK, $\overline{\text{CK}}$ low-level width | t_{CL} | 0.45 | 0.55 | t_{CK} | |
| Auto-Precharge write recovery + precharge time | t_{DAL} | WR + t_{RP} | — | t_{CK} | 8)18) |
| Minimum time clocks remain ON after CKE asynchronously drops LOW | t_{DELAY} | $t_{IS} + t_{CK} + t_{IH}$ | — | ns | 9) |
| DQ and DM input hold time (differential data strobe) | $t_{DH}(\text{base})$ | 225 | — | ps | 10) |
| DQ and DM input hold time (single ended data strobe) | $t_{DH1}(\text{base})$ | -25 | — | ps | 11) |
| DQ and DM input pulse width (each input) | t_{DIPW} | 0.35 | — | t_{CK} | |
| DQS output access time from CK / $\overline{\text{CK}}$ | t_{DQSCK} | -450 | +450 | ps | |
| DQS input low (high) pulse width (write cycle) | $t_{DQSL,H}$ | 0.35 | — | t_{CK} | |
| DQS-DQ skew (for DQS & associated DQ signals) | t_{DQSQ} | — | 300 | ps | 11) |
| Write command to 1st DQS latching transition | t_{DQSS} | - 0.25 | + 0.25 | t_{CK} | |
| DQ and DM input setup time (differential data strobe) | $t_{DS}(\text{base})$ | 100 | — | ps | 11) |
| DQ and DM input setup time (single ended data strobe) | $t_{DS1}(\text{base})$ | -25 | — | ps | 11) |
| DQS falling edge hold time from CK (write cycle) | t_{DSH} | 0.2 | — | t_{CK} | |
| DQS falling edge to CK setup time (write cycle) | t_{DSS} | 0.2 | — | t_{CK} | |
| Clock half period | t_{HP} | MIN. (t_{CL}, t_{CH}) | | — | 12) |
| Data-out high-impedance time from CK / $\overline{\text{CK}}$ | t_{HZ} | — | $t_{AC,MAX}$ | ps | 13) |
| Address and control input hold time | $t_{IH}(\text{base})$ | 375 | — | ps | 11) |
| Address and control input pulse width (each input) | t_{IPW} | 0.6 | — | t_{CK} | |
| Address and control input setup time | $t_{IS}(\text{base})$ | 250 | — | ps | 11) |
| DQ low-impedance time from CK / $\overline{\text{CK}}$ | $t_{LZ(DQ)}$ | $2 \times t_{AC,MIN}$ | $t_{AC,MAX}$ | ps | 14) |
| DQS low-impedance from CK / $\overline{\text{CK}}$ | $t_{LZ(DQS)}$ | $t_{AC,MIN}$ | $t_{AC,MAX}$ | ps | 14) |
| Mode register set command cycle time | t_{MRD} | 2 | — | t_{CK} | |
| OCD drive mode output delay | t_{OIT} | 0 | 12 | ns | |
| Data output hold time from DQS | t_{QH} | $t_{HP} - t_{QHS}$ | — | — | |
| Data hold skew factor | t_{QHS} | — | 400 | ps | |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Parameter | Symbol | DDR2-533 | | Unit | Note ¹⁾²⁾³⁾⁴⁾⁵⁾⁶⁾⁷⁾ |
|---|-------------|--------------------|------|---------------|--------------------------------|
| | | Min. | Max. | | |
| Average periodic refresh Interval | t_{REFI} | — | 7.8 | μs | 14)15) |
| | | — | 3.9 | μs | 16)18) |
| Auto-Refresh to Active/Auto-Refresh command period | t_{RFC} | 75 | — | ns | 17) |
| Precharge-All (4 banks) command period | t_{RP} | $t_{RP} + 1t_{CK}$ | — | ns | |
| Precharge-All (8 banks) command period | t_{RP} | $15 + 1t_{CK}$ | — | ns | |
| Read preamble | t_{RPRE} | 0.9 | 1.1 | t_{CK} | 14) |
| Read postamble | t_{RPST} | 0.40 | 0.60 | t_{CK} | 14) |
| Active bank A to Active bank B command period | t_{RRD} | 7.5 | — | ns | 14)18) |
| | | 10 | — | ns | 16)20) |
| Internal Read to Precharge command delay | t_{RTP} | 7.5 | — | ns | |
| Write preamble | t_{WPRE} | 0.25 | — | t_{CK} | |
| Write postamble | t_{WPST} | 0.40 | 0.60 | t_{CK} | 19) |
| Write recovery time for write without Auto-Precharge | t_{WR} | 15 | — | ns | |
| Write recovery time for write with Auto-Precharge | WR | t_{WR}/t_{CK} | — | t_{CK} | 20) |
| Internal Write to Read command delay | t_{WTR} | 7.5 | — | ns | 21) |
| Exit power down to any valid command (other than NOP or Deselect) | t_{XARD} | 2 | — | t_{CK} | 22) |
| Exit active power-down mode to Read command (slow exit, lower power) | t_{XARDS} | 6 – AL | — | t_{CK} | 22) |
| Exit precharge power-down to any valid command (other than NOP or Deselect) | t_{XP} | 2 | — | t_{CK} | |
| Exit Self-Refresh to non-Read command | t_{XSNR} | $t_{RFC} + 10$ | — | ns | |
| Exit Self-Refresh to Read command | t_{XSRD} | 200 | — | t_{CK} | |

- 1) For details and notes see the relevant Qimonda component data sheet
- 2) $V_{DDQ} = 1.8\text{ V} \pm 0.1\text{ V}$; $V_{DD} = 1.8\text{ V} \pm 0.1\text{ V}$. See notes ⁵⁾⁶⁾⁷⁾⁸⁾
- 3) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 4) Timings are guaranteed with CK/ $\overline{\text{CK}}$ differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 5) The CK / $\overline{\text{CK}}$ input reference level (for timing reference to CK / $\overline{\text{CK}}$) is the point at which CK and $\overline{\text{CK}}$ cross. The DQS / $\overline{\text{DQS}}$, RDQS / $\overline{\text{RDQS}}$, input reference level is the crosspoint when in differential strobe mode.
- 6) Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, $\text{CKE} = 0.2 \times V_{DDQ}$ is recognized as low.
- 7) The output timing reference voltage level is V_{TT} .
- 8) For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MR.
- 9) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode.
- 10) For timing definition, refer to the Component data sheet.
- 11) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between DQS / $\overline{\text{DQS}}$ and associated DQ in any given cycle.
- 12) MIN (t_{CL} , t_{CH}) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for t_{CL} and t_{CH}).



HYS[64/72]T[16/32/64]0xxHU-[2.5/.15]-A
Unbuffered DDR2 SDRAM Modules

- 13) The t_{HZ} , t_{RPST} and t_{LZ} , t_{RPRE} parameters are referenced to a specific voltage level, which specify when the device output is no longer driving (t_{HZ} , t_{RPST}), or begins driving (t_{LZ} , t_{RPRE}). t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are verified by design and characterization, but not subject to production test.
- 14) The Auto-Refresh command interval has been reduced to 3.9 μ s when operating the DDR2 DRAM in a temperature range between 85 °C and 95 °C.
- 15) $0\text{ }^{\circ}\text{C} \leq T_{CASE} \leq 85\text{ }^{\circ}\text{C}$
- 16) $85\text{ }^{\circ}\text{C} < T_{CASE} \leq 95\text{ }^{\circ}\text{C}$
- 17) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device.
- 18) The t_{RRD} timing parameter depends on the page size of the DRAM organization. See **Table 2 “Ordering Information for RoHS Compliant Products” on Page 4.**
- 19) The maximum limit for the t_{WPST} parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 20) WR must be programmed to fulfill the minimum requirement for the t_{WR} timing parameter, where $WR_{MIN}[\text{cycles}] = t_{WR}(\text{ns})/t_{CK}(\text{ns})$ rounded up to the next integer value. $t_{DAL} = WR + (t_{RP}/t_{CK})$. For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MRS.
- 21) Minimum t_{WTR} is two clocks when operating the DDR2-SDRAM at frequencies ≤ 200 MHz.
- 22) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In “standard active power-down mode” (MR, A12 = “0”) a fast power-down exit timing t_{XARD} can be used. In “low active power-down mode” (MR, A12 = “1”) a slow power-down exit timing t_{XARDS} has to be satisfied.

TABLE 19
DRAM Component Timing Parameter by Speed Grade - DDR2-400

| Parameter | Symbol | DDR2-400 | | Unit | Note ¹⁾²⁾³⁾⁴⁾⁵⁾⁶⁾⁷⁾ |
|--|------------------------|----------------------------|--------|----------|--------------------------------|
| | | Min. | Max. | | |
| DQ output access time from CK / $\overline{\text{CK}}$ | t_{AC} | -600 | +600 | ps | |
| CAS A to $\overline{\text{CAS}}$ B command period | t_{CCD} | 2 | — | t_{CK} | |
| CK, $\overline{\text{CK}}$ high-level width | t_{CH} | 0.45 | 0.55 | t_{CK} | |
| CKE minimum high and low pulse width | t_{CKE} | 3 | — | t_{CK} | |
| CK, $\overline{\text{CK}}$ low-level width | t_{CL} | 0.45 | 0.55 | t_{CK} | |
| Auto-Precharge write recovery + precharge time | t_{DAL} | $WR + t_{RP}$ | — | t_{CK} | 8)22) |
| Minimum time clocks remain ON after CKE asynchronously drops LOW | t_{DELAY} | $t_{IS} + t_{CK} + t_{IH}$ | — | ns | 9) |
| DQ and DM input hold time (differential data strobe) | $t_{DH}(\text{base})$ | 275 | — | ps | 10) |
| DQ and DM input hold time (single ended data strobe) | $t_{DH1}(\text{base})$ | -25 | — | ps | 11) |
| DQ and DM input pulse width (each input) | t_{DIPW} | 0.35 | — | t_{CK} | |
| DQS output access time from CK / $\overline{\text{CK}}$ | t_{DQSCK} | -500 | +500 | ps | |
| DQS input low (high) pulse width (write cycle) | $t_{DQSL,H}$ | 0.35 | — | t_{CK} | |
| DQS-DQ skew (for DQS & associated DQ signals) | t_{DQSQ} | — | 350 | ps | 11) |
| Write command to 1st DQS latching transition | t_{DQSS} | - 0.25 | + 0.25 | t_{CK} | |
| DQ and DM input setup time (differential data strobe) | $t_{DS}(\text{base})$ | 150 | — | ps | 11) |
| DQ and DM input setup time (single ended data strobe) | $t_{DS1}(\text{base})$ | -25 | — | ps | 11) |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Parameter | Symbol | DDR2-400 | | Unit | Note ¹⁾²⁾³⁾⁴⁾⁵⁾⁶⁾⁷⁾ |
|---|----------------|------------------------------|--------------|----------|--------------------------------|
| | | Min. | Max. | | |
| DQS falling edge hold time from CK (write cycle) | t_{DSH} | 0.2 | — | t_{CK} | |
| DQS falling edge to CK setup time (write cycle) | t_{DSS} | 0.2 | — | t_{CK} | |
| Clock half period | t_{HP} | MIN. (t_{CL} , t_{CH}) | | | 12) |
| Data-out high-impedance time from CK / \overline{CK} | t_{HZ} | — | $t_{AC.MAX}$ | ps | 13) |
| Address and control input hold time | $t_{IH}(base)$ | 475 | — | ps | 11) |
| Address and control input pulse width (each input) | t_{IPW} | 0.6 | — | t_{CK} | |
| Address and control input setup time | $t_{IS}(base)$ | 350 | — | ps | 11) |
| DQ low-impedance time from CK / \overline{CK} | $t_{LZ}(DQ)$ | $2 \times t_{AC.MIN}$ | $t_{AC.MAX}$ | ps | 14) |
| DQS low-impedance from CK / \overline{CK} | $t_{LZ}(DQS)$ | $t_{AC.MIN}$ | $t_{AC.MAX}$ | ps | 14) |
| Mode register set command cycle time | t_{MRD} | 2 | — | t_{CK} | |
| OCD drive mode output delay | t_{OIT} | 0 | 12 | ns | |
| Data output hold time from DQS | t_{QH} | $t_{HP} - t_{QHS}$ | — | | |
| Data hold skew factor | t_{QHS} | — | 450 | ps | |
| Average periodic refresh Interval | t_{REFI} | — | 7.8 | μs | 14)15) |
| | | — | 3.9 | μs | 16)18) |
| Auto-Refresh to Active/Auto-Refresh command period | t_{RFC} | 75 | — | ns | 17) |
| Precharge-All (4 banks) command period | t_{RP} | $t_{RP} + 1t_{CK}$ | — | ns | |
| Precharge-All (8 banks) command period | t_{RP} | $15 + 1t_{CK}$ | — | ns | |
| Read preamble | t_{RPRE} | 0.9 | 1.1 | t_{CK} | 14) |
| Read postamble | t_{RPST} | 0.40 | 0.60 | t_{CK} | 14) |
| Active bank A to Active bank B command period | t_{RRD} | 7.5 | — | ns | 14)18) |
| | | 10 | — | ns | 16)20) |
| Internal Read to Precharge command delay | t_{RTP} | 7.5 | — | ns | |
| Write preamble | t_{WPRE} | 0.25 | — | t_{CK} | |
| Write postamble | t_{WPST} | 0.40 | 0.60 | t_{CK} | 19) |
| Write recovery time for write without Auto-Precharge | t_{WR} | 15 | — | ns | |
| Write recovery time for write with Auto-Precharge | WR | t_{WR}/t_{CK} | — | t_{CK} | 20) |
| Internal Write to Read command delay | t_{WTR} | 10 | — | ns | 21) |
| Exit power down to any valid command (other than NOP or Deselect) | t_{XARD} | 2 | — | t_{CK} | 22) |
| Exit active power-down mode to Read command (slow exit, lower power) | t_{XARDS} | 6 – AL | — | t_{CK} | 22) |
| Exit precharge power-down to any valid command (other than NOP or Deselect) | t_{XP} | 2 | — | t_{CK} | |
| Exit Self-Refresh to non-Read command | t_{XSNR} | $t_{RFC} + 10$ | — | ns | |
| Exit Self-Refresh to Read command | t_{XSRD} | 200 | — | t_{CK} | |

HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

- 1) For details and notes see the relevant Qimonda component data sheet
- 2) $V_{DDQ} = 1.8 \text{ V} \pm 0.1 \text{ V}$; $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$. See notes ⁵⁾⁶⁾⁷⁾⁸⁾
- 3) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 4) Timings are guaranteed with $\overline{\text{CK}}/\overline{\text{CK}}$ differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 5) The $\overline{\text{CK}}/\overline{\text{CK}}$ input reference level (for timing reference to $\overline{\text{CK}}/\overline{\text{CK}}$) is the point at which $\overline{\text{CK}}$ and $\overline{\text{CK}}$ cross. The $\overline{\text{DQS}}/\overline{\text{DQS}}$, $\overline{\text{RDQS}}/\overline{\text{RDQS}}$, input reference level is the crosspoint when in differential strobe mode.
- 6) Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, $\text{CKE} = 0.2 \times V_{DDQ}$ is recognized as low.
- 7) The output timing reference voltage level is V_{TT} .
- 8) For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MR.
- 9) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode.
- 10) For timing definition, refer to the Component data sheet.
- 11) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between $\overline{\text{DQS}}/\overline{\text{DQS}}$ and associated DQ in any given cycle.
- 12) MIN (t_{CL} , t_{CH}) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for t_{CL} and t_{CH}).
- 13) The t_{HZ} , t_{RPST} and t_{LZ} , t_{RPRE} parameters are referenced to a specific voltage level, which specify when the device output is no longer driving (t_{HZ} , t_{RPST}), or begins driving (t_{LZ} , t_{RPRE}). t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are verified by design and characterization, but not subject to production test.
- 14) The Auto-Refresh command interval has been reduced to 3.9 μs when operating the DDR2 DRAM in a temperature range between 85 °C and 95 °C.
- 15) $0 \text{ }^\circ\text{C} \leq T_{CASE} \leq 85 \text{ }^\circ\text{C}$
- 16) $85 \text{ }^\circ\text{C} < T_{CASE} \leq 95 \text{ }^\circ\text{C}$
- 17) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device.
- 18) The t_{RRD} timing parameter depends on the page size of the DRAM organization. See **Table 2 “Ordering Information for RoHS Compliant Products” on Page 4.**
- 19) The maximum limit for the t_{WPST} parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 20) WR must be programmed to fulfill the minimum requirement for the t_{WR} timing parameter, where $WR_{\text{MIN}}[\text{cycles}] = t_{WR}(\text{ns})/t_{CK}(\text{ns})$ rounded up to the next integer value. $t_{DAL} = WR + (t_{RP}/t_{CK})$. For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MRS.
- 21) Minimum t_{WTR} is two clocks when operating the DDR2-SDRAM at frequencies $\leq 200 \text{ MHz}$.
- 22) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In “standard active power-down mode” (MR, A12 = “0”) a fast power-down exit timing t_{XARD} can be used. In “low active power-down mode” (MR, A12 = “1”) a slow power-down exit timing t_{XARDS} has to be satisfied.



3.3.3 ODT AC Electrical Characteristics

- Table 20 “ODT AC Character. and Operating Conditions for DDR2-667 & DDR2-800” on Page 32
- Table 21 “ODT AC Character. and Operating Conditions for DDR2-533 & DDR2-400” on Page 33

TABLE 20

ODT AC Character. and Operating Conditions for DDR2-667 & DDR2-800

| Symbol | Parameter / Condition | Values | | Unit | Note |
|-------------|--------------------------------------|-----------------------------|--|------|------|
| | | Min. | Max. | | |
| t_{AOND} | ODT turn-on delay | 2 | 2 | nCK | 1) |
| t_{AON} | ODT turn-on | $t_{AC.MIN}$ | $t_{AC.MAX} + 0.7 \text{ ns}$ | ns | 1)2) |
| t_{AONPD} | ODT turn-on (Power-Down Modes) | $t_{AC.MIN} + 2 \text{ ns}$ | $2 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$ | ns | 1) |
| t_{AOFD} | ODT turn-off delay | 2.5 | 2.5 | nCK | 1) |
| t_{AOF} | ODT turn-off | $t_{AC.MIN}$ | $t_{AC.MAX} + 0.6 \text{ ns}$ | ns | 1)3) |
| t_{AOFPD} | ODT turn-off (Power-Down Modes) | $t_{AC.MIN} + 2 \text{ ns}$ | $2.5 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$ | ns | 1) |
| t_{ANPD} | ODT to Power Down Mode Entry Latency | 3 | — | nCK | 1) |
| t_{AXPD} | ODT Power Down Exit Latency | 8 | — | nCK | 1) |

- 1) New units, ' $t_{CK.AVG}$ ' and 'nCK', are introduced in DDR2-667 and DDR2-800. Unit ' $t_{CK.AVG}$ ' represents the actual $t_{CK.AVG}$ of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and DDR2-533, ' t_{CK} ' is used for both concepts. Example: $t_{XP} = 2 \text{ [nCK]}$ means; if Power Down exit is registered at T_m , an Active command may be registered at $T_m + 2$, even if $(T_m + 2 - T_m)$ is $2 \times t_{CK.AVG} + t_{EPR.2PER(MIN)}$.
- 2) ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measured from t_{AOND} , which is interpreted differently per speed bin. For DDR2-667/800, t_{AOND} is 2 clock cycles after the clock edge that registered a first ODT HIGH counting the actual input clock edges.
- 3) ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD} . Both are measured from t_{AOFD} , which is interpreted differently per speed bin. For DDR2-667/800, if $t_{CK.AVG} = 3 \text{ ns}$ is assumed, $t_{AOFD} = 1.5 \text{ ns}$ ($0.5 \times 3 \text{ ns}$) after the second trailing clock edge counting from the clock edge that registered a first ODT LOW and by counting the actual input clock edge.



TABLE 21
ODT AC Character. and Operating Conditions for DDR2-533 & DDR2-400

| Symbol | Parameter / Condition | Values | | Unit | Note |
|-------------|--------------------------------------|-----------------------------|--|----------|------|
| | | Min. | Max. | | |
| t_{AOND} | ODT turn-on delay | 2 | 2 | t_{CK} | |
| t_{AON} | ODT turn-on | $t_{AC.MIN}$ | $t_{AC.MAX} + 1 \text{ ns}$ | ns | 1) |
| t_{AONPD} | ODT turn-on (Power-Down Modes) | $t_{AC.MIN} + 2 \text{ ns}$ | $2 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$ | ns | |
| t_{AOFD} | ODT turn-off delay | 2.5 | 2.5 | t_{CK} | |
| t_{AOF} | ODT turn-off | $t_{AC.MIN}$ | $t_{AC.MAX} + 0.6 \text{ ns}$ | ns | 2) |
| t_{AOFPD} | ODT turn-off (Power-Down Modes) | $t_{AC.MIN} + 2 \text{ ns}$ | $2.5 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$ | ns | |
| t_{ANPD} | ODT to Power Down Mode Entry Latency | 3 | — | t_{CK} | |
| t_{AXPD} | ODT Power Down Exit Latency | 8 | — | t_{CK} | |

- 1) ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measured from t_{AOND} , which is interpreted differently per speed bin. For DDR2-400/533, t_{AOND} is 10 ns (= 2 x 5 ns) after the clock edge that registered a first ODT HIGH if $t_{CK} = 5 \text{ ns}$.
- 2) ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD} . Both are measured from t_{AOFD} , which is interpreted differently per speed bin. For DDR2-400/533, t_{AOFD} is 12.5 ns (= 2.5 x 5 ns) after the clock edge that registered a first ODT HIGH if $t_{CK} = 5 \text{ ns}$.



3.4 I_{DD} Specifications and Conditions

List of tables defining I_{DD} Specifications and Conditions.

- **Table 22 “IDD Measurement Conditions” on Page 34**
- **Table 23 “Definitions for IDD” on Page 35**
- **Table 24 “I DD Specification for HYS[64/72]T[32/64]xxxHU-[2.5/2.5F]-A” on Page 36**
- **Table 25 “I DD Specification for HYS[64/72]T[32/64]xxxHU-[3/3S]-A” on Page 37**
- **Table 26 “I DD Specification for HYS[64/72]T[16/32/64]xxxHU-[3.7/5]-A” on Page 38**

TABLE 22
I_{DD} Measurement Conditions

| Parameter | Symbol | Note 1)2)3)4)5) |
|---|----------------------|--------------------|
| Operating Current 0 One bank Active - Precharge; $t_{CK} = t_{CK.MIN}$, $t_{RC} = t_{RC.MIN}$, $t_{RAS} = t_{RAS.MIN}$, CKE is HIGH, \overline{CS} is HIGH between valid commands. Address and control inputs are SWITCHING, Databus inputs are SWITCHING. | I _{DD0} | |
| Operating Current 1 One bank Active - Read - Precharge; $I_{OUT} = 0$ mA, BL = 4, $t_{CK} = t_{CK.MIN}$, $t_{RC} = t_{RC.MIN}$, $t_{RAS} = t_{RAS.MIN}$, $t_{RCD} = t_{RCD.MIN}$, AL = 0, CL = CL _{MIN} ; CKE is HIGH, \overline{CS} is HIGH between valid commands. Address and control inputs are SWITCHING, Databus inputs are SWITCHING. | I _{DD1} | 6) |
| Precharge Standby Current All banks idle; \overline{CS} is HIGH; CKE is HIGH; $t_{CK} = t_{CK.MIN}$; Other control and address inputs are SWITCHING, Databus inputs are SWITCHING. | I _{DD2N} | |
| Precharge Power-Down Current Other control and address inputs are STABLE, Data bus inputs are FLOATING. | I _{DD2P} | |
| Precharge Quiet Standby Current All banks idle; \overline{CS} is HIGH; CKE is HIGH; $t_{CK} = t_{CK.MIN}$; Other control and address inputs are STABLE, Data bus inputs are FLOATING. | I _{DD2Q} | |
| Active Standby Current Burst Read: All banks open; Continuous burst reads; BL = 4; AL = 0, CL = CL _{MIN} ; $t_{CK} = t_{CK.MIN}$; $t_{RAS} = t_{RAS.MAX}$, $t_{RP} = t_{RP.MIN}$; CKE is HIGH, \overline{CS} is HIGH between valid commands. Address inputs are SWITCHING; Data Bus inputs are SWITCHING; $I_{OUT} = 0$ mA. | I _{DD3N} | |
| Active Power-Down Current All banks open; $t_{CK} = t_{CK.MIN}$, CKE is LOW; Other control and address inputs are STABLE, Data bus inputs are FLOATING. MRS A12 bit is set to LOW (Fast Power-down Exit); | I _{DD3P(0)} | |
| Active Power-Down Current All banks open; $t_{CK} = t_{CK.MIN}$, CKE is LOW; Other control and address inputs are STABLE, Data bus inputs are FLOATING. MRS A12 bit is set to HIGH (Slow Power-down Exit); | I _{DD3P(1)} | |
| Operating Current - Burst Read All banks open; Continuous burst reads; BL = 4; AL = 0, CL = CL _{MIN} ; $t_{CK} = t_{CK.MIN}$; $t_{RAS} = t_{RAS.MAX}$; $t_{RP} = t_{RP.MIN}$; CKE is HIGH, \overline{CS} is HIGH between valid commands; Address inputs are SWITCHING; Data bus inputs are SWITCHING; $I_{OUT} = 0$ mA. | I _{DD4R} | 6) |
| Operating Current - Burst Write All banks open; Continuous burst writes; BL = 4; AL = 0, CL = CL _{MIN} ; $t_{CK} = t_{CK.MIN}$; $t_{RAS} = t_{RAS.MAX}$, $t_{RP} = t_{RP.MAX}$; CKE is HIGH, \overline{CS} is HIGH between valid commands. Address inputs are SWITCHING; Data Bus inputs are SWITCHING; | I _{DD4W} | |
| Burst Refresh Current $t_{CK} = t_{CK.MIN}$, Refresh command every $t_{RFC} = t_{RFC.MIN}$ interval, CKE is HIGH, \overline{CS} is HIGH between valid commands, Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING. | I _{DD5B} | |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Parameter | Symbol | Note 1)2)3)4)5) |
|--|------------|--------------------|
| Distributed Refresh Current $t_{CK} = t_{CK,MIN}$; Refresh command every $t_{RFC} = t_{REFI}$ interval, CKE is LOW and \overline{CS} is HIGH between valid commands, Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING. | I_{DD5D} | |
| Self-Refresh Current CKE ≤ 0.2 V; external clock off, CK and \overline{CK} at 0 V; Other control and address inputs are FLOATING, Data bus inputs are FLOATING. I_{DD6} current values are guaranteed up to T_{CASE} of 85 °C max. | I_{DD6} | |
| All Bank Interleave Read Current All banks are being interleaved at minimum t_{RC} without violating t_{RRD} using a burst length of 4. Control and address bus inputs are STABLE during DESELECTS. $I_{out} = 0$ mA. | I_{DD7} | 6) |

- 1) $V_{DDQ} = 1.8\text{ V} \pm 0.1\text{ V}$; $V_{DD} = 1.8\text{ V} \pm 0.1\text{ V}$
- 2) I_{DD} specifications are tested after the device is properly initialized and I_{DD} parameter are specified with ODT disabled.
- 3) Definitions for I_{DD} see **Table 23**.
- 4) For two rank modules: for all active current measurements the other rank is in Precharge Power-Down Mode I_{DD2P} .
- 5) For details and notes see the relevant Qimonda component data sheet.
- 6) I_{DD1} , I_{DD4R} and I_{DD7} current measurements are defined with the outputs disabled ($I_{OUT} = 0$ mA). To achieve this on module level the output buffers can be disabled using an EMRS(1) (Extended Mode Register Command) by setting A12 bit to HIGH.

TABLE 23
Definitions for I_{DD}

| Parameter | Description |
|-----------|--|
| LOW | $V_{IN} \leq V_{IL(ac),MAX}$; HIGH is defined as $V_{IN} \geq V_{IH(ac),MIN}$ |
| STABLE | Inputs are stable at a HIGH or LOW level |
| FLOATING | Inputs are $V_{REF} = V_{DDQ} / 2$ |
| SWITCHING | Inputs are changing between HIGH and LOW every other clock (once per 2 cycles) for address and control signals, and inputs changing between HIGH and LOW every other data transfer (once per cycle) for DQ signals not including mask or strobes |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

TABLE 24

I_{DD} Specification for HYS[64/72]T[32/64]xxxHU-[2.5/2.5F]-A

| Product Type | HYS64T32001HU-2.5-A | HYS64T64020HU-2.5-A | HYS72T32000HU-2.5-A | HYS72T64020HU-2.5-A | HYS64T32001HU-25F-A | HYS64T64020HU-25F-A | HYS72T32000HU-25F-A | HYS72T64020HU-25F-A | Unit | Note ¹⁾ |
|----------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|------|--------------------|
| Organization | 256MB | 512MB | 256MB | 512MB | 256MB | 512MB | 256MB | 512MB | | |
| | 1 Rank | 2 Ranks | 1 Rank | 2 Ranks | 1 Rank | 2 Ranks | 1 Rank | 2 Ranks | | |
| | x64 | x64 | x72 | x72 | x64 | x64 | x72 | x72 | | |
| | -2.5 | -2.5 | -2.5 | -2.5 | -25F | -25F | -25F | -25F | | |
| Symbol | Max. | Max. | Max. | Max. | Max. | Max. | Max. | Max. | | |
| I_{DD0} | 600 | 640 | 680 | 720 | 640 | 680 | 720 | 770 | mA | 2) |
| I_{DD1} | 680 | 720 | 770 | 810 | 720 | 760 | 810 | 860 | mA | 2) |
| I_{DD2N} | 400 | 800 | 450 | 900 | 400 | 800 | 450 | 900 | mA | 3) |
| I_{DD2P} | 40 | 80 | 50 | 90 | 40 | 80 | 50 | 90 | mA | 3) |
| I_{DD2Q} | 280 | 560 | 320 | 630 | 280 | 560 | 320 | 630 | mA | 3) |
| I_{DD3P} (MRS = 0) | 180 | 350 | 200 | 400 | 180 | 350 | 200 | 400 | mA | 3) |
| I_{DD3P} (MRS = 1) | 40 | 80 | 50 | 90 | 40 | 80 | 50 | 90 | mA | 3) |
| I_{DD3N} | 400 | 800 | 450 | 900 | 400 | 800 | 450 | 900 | mA | 3) |
| I_{DD4R} | 1000 | 1040 | 1130 | 1170 | 1000 | 1040 | 1130 | 1170 | mA | 2) |
| I_{DD4W} | 1080 | 1120 | 1220 | 1260 | 1080 | 1120 | 1220 | 1260 | mA | 2) |
| I_{DD5B} | 760 | 800 | 860 | 900 | 760 | 800 | 860 | 900 | mA | 2) |
| I_{DD5D} | 50 | 100 | 50 | 110 | 50 | 100 | 50 | 110 | mA | 3)4) |
| I_{DD6} | 32 | 64 | 36 | 72 | 32 | 64 | 36 | 72 | mA | 3)4) |
| I_{DD7} | 1240 | 1280 | 1400 | 1440 | 1320 | 1360 | 1485 | 1530 | mA | 2) |

1) Calculated values from component data. ODT disabled. I_{DD1} , I_{DD4R} and I_{DD7} are defined with the outputs disabled.

2) The other rank is in I_{DD2P} Precharge Power-Down Current mode.

3) Both ranks are in the same I_{DD} current mode.

4) I_{DD5D} and I_{DD6} values are for $0\text{ }^{\circ}\text{C} \leq T_{\text{Case}} \leq 85\text{ }^{\circ}\text{C}$.



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

TABLE 25

I_{DD} Specification for HYS[64/72]T[32/64]xxxHU-[3/3S]-A

| Product Type | HYS64T32001HU-3-A | HYS64T64020HU-3-A | HYS72T32000HU-3-A | HYS72T64020HU-3-A | HYS64T32001HU-3S-A | HYS64T64020HU-3S-A | HYS72T32000HU-3S-A | HYS72T64020HU-3S-A | Unit | Note ¹⁾ |
|-----------------------|-------------------|-------------------|-------------------|-------------------|--------------------|--------------------|--------------------|--------------------|------|--------------------|
| Organization | 256 MB | 512 MB | 256 MB | 512 MB | 256 MB | 512 MB | 256 MB | 512 MB | | |
| | 1 Rank | 2 Ranks | 1 Rank | 2 Ranks | 1 Rank | 2 Ranks | 1 Rank | 2 Ranks | | |
| | x64 | x64 | x72 | x72 | x64 | x64 | x72 | x72 | | |
| | -3 | -3 | -3 | -3 | -3S | -3S | -3S | -3S | | |
| Symbol | Max. | Max. | Max. | Max. | Max. | Max. | Max. | Max. | | |
| I_{DD0} | 520 | 560 | 590 | 630 | 500 | 540 | 560 | 600 | mA | 2) |
| I_{DD1} | 600 | 640 | 680 | 720 | 570 | 610 | 640 | 680 | mA | 2) |
| I_{DD2N} | 360 | 720 | 410 | 810 | 360 | 720 | 410 | 810 | mA | 3) |
| I_{DD2P} | 40 | 80 | 50 | 90 | 40 | 80 | 50 | 90 | mA | 3) |
| I_{DD2Q} | 240 | 480 | 270 | 540 | 240 | 480 | 270 | 540 | mA | 3) |
| I_{DD3P} (MRS = 0) | 150 | 300 | 170 | 340 | 150 | 300 | 170 | 340 | mA | 3) |
| I_{DD3P} (MRS = 1) | 40 | 80 | 50 | 90 | 40 | 80 | 50 | 90 | mA | 3) |
| I_{DD3N} | 360 | 720 | 410 | 810 | 360 | 720 | 410 | 810 | mA | 3) |
| I_{DD4R} | 880 | 920 | 990 | 1040 | 880 | 920 | 990 | 1040 | mA | 2) |
| I_{DD4W} | 920 | 960 | 1040 | 1080 | 920 | 960 | 1040 | 1080 | mA | 2) |
| I_{DD5B} | 760 | 800 | 860 | 900 | 760 | 800 | 860 | 900 | mA | 2) |
| I_{DD5D} | 50 | 100 | 50 | 110 | 50 | 100 | 50 | 110 | mA | 3)4) |
| I_{DD6} | 32 | 64 | 36 | 72 | 32 | 64 | 36 | 72 | mA | 3)4) |
| I_{DD7} | 1160 | 1200 | 1310 | 1350 | 1100 | 1140 | 1240 | 1290 | mA | 2) |

- 1) Calculated values from component data. ODT disabled. I_{DD1} , I_{DD4R} and I_{DD7} are defined with the outputs disabled.
- 2) The other rank is in I_{DD2P} Precharge Power-Down Current mode
- 3) Both ranks are in the same I_{DD} current mode
- 4) I_{DD5D} and I_{DD6} values are for $0\text{ }^{\circ}\text{C} \leq T_{\text{Case}} \leq 85\text{ }^{\circ}\text{C}$.



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

TABLE 26

I_{DD} Specification for HYS[64/72]T[16/32/64]xxxHU-[3.7/5]-A

| Product Type | HYS64T16000HU-3.7-A | HYS64T32001HU-3.7-A | HYS72T32000HU-3.7-A | HYS64T64020HU-3.7-A | HYS64T16000HU-5-A | HYS64T32001HU-5-A | HYS72T32000HU-5-A | Unit | Note ¹⁾ |
|-----------------------|---------------------|---------------------|---------------------|---------------------|-------------------|-------------------|-------------------|------|--------------------|
| Organization | 128 MB | 256 MB | 256 MB | 512 MB | 128 MB | 256 MB | 256 MB | | |
| | 1 Rank | 1 Rank | 1 Rank | 2 Ranks | 1 Rank | 1 Rank | 1 Rank | | |
| | x64 | x64 | x72 | x64 | x64 | x64 | x72 | | |
| | -3.7 | -3.7 | -3.7 | -3.7 | -5 | -5 | -5 | | |
| Symbol | Max. | Max. | Max. | Max. | Max. | Max. | Max. | | |
| I_{DD0} | 220 | 470 | 500 | 530 | 200 | 400 | 450 | mA | 2) |
| I_{DD1} | 240 | 510 | 540 | 580 | 220 | 440 | 500 | mA | 2) |
| I_{DD2N} | 140 | 560 | 320 | 630 | 110 | 220 | 250 | mA | 3) |
| I_{DD2P} | 20 | 65 | 40 | 70 | 20 | 30 | 40 | mA | 3) |
| I_{DD2Q} | 100 | 400 | 230 | 450 | 80 | 160 | 180 | mA | 3) |
| I_{DD3P} (MRS = 0) | 60 | 260 | 140 | 290 | 50 | 100 | 120 | mA | 3) |
| I_{DD3P} (MRS = 1) | 20 | 65 | 40 | 70 | 20 | 30 | 40 | mA | 3) |
| I_{DD3N} | 140 | 560 | 320 | 630 | 120 | 240 | 270 | mA | 3) |
| I_{DD4R} | 320 | 590 | 630 | 670 | 280 | 480 | 540 | mA | 2) |
| I_{DD4W} | 400 | 710 | 770 | 800 | 360 | 560 | 630 | mA | 2) |
| I_{DD5B} | 340 | 710 | 770 | 800 | 320 | 640 | 720 | mA | 2) |
| I_{DD5D} | 20 | 100 | 50 | 110 | 20 | 50 | 50 | mA | 3)4) |
| I_{DD6} | 16 | 64 | 36 | 72 | 16 | 32 | 36 | mA | 3)4) |
| I_{DD7} | 600 | 1110 | 1220 | 1250 | 560 | 1000 | 1130 | mA | 2) |

- 1) Calculated values from component data. ODT disabled. I_{DD1} , I_{DD4R} and I_{DD7} are defined with the outputs disabled.
- 2) The other rank is in I_{DD2P} Precharge Power-Down Current mode.
- 3) Both ranks are in the same I_{DD} current mode.
- 4) I_{DD5D} and I_{DD6} values are for $0\text{ }^{\circ}\text{C} \leq T_{\text{Case}} \leq 85\text{ }^{\circ}\text{C}$.



4 SPD Codes

This chapter lists all hexadecimal byte values stored in the EEPROM of the products described in this data sheet. SPD stands for serial presence detect. All values with XX in the table are module specific bytes which are defined during production.

List of SPD Code Tables

- Table 27 “SPD Codes for PC2–6400[U/E]–666” on Page 39
- Table 28 “SPD Codes for PC2–6400[U/E]–555” on Page 44
- Table 29 “SPD Codes for PC2–5300[U/E]–444” on Page 48
- Table 30 “SPD Codes for PC2–5300[U/E]–555” on Page 52
- Table 31 “SPD Codes for PC2–4200[U/E]–444” on Page 56
- Table 32 “SPD Codes for PC2–3200[U/E]–333” on Page 60

TABLE 27

SPD Codes for PC2–6400[U/E]–666

| Product Type | | HYS64T32001HU-2.5-A | HYS64T64020HU-2.5-A | HYS72T32000HU-2.5-A | HYS72T64020HU-2.5-A |
|--------------------|--|-----------------------------|------------------------------|-----------------------------|------------------------------|
| Organization | | 256MB ×64 1 Rank (×8) | 512MB ×64 2 Ranks (×8) | 256MB ×72 1 Rank (×8) | 512MB ×72 2 Ranks (×8) |
| Label Code | | PC2–6400U–666 | PC2–6400U–666 | PC2–6400E–666 | PC2–6400E–666 |
| JEDEC SPD Revision | | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 0 | Programmed SPD Bytes in EEPROM | 80 | 80 | 80 | 80 |
| 1 | Total number of Bytes in EEPROM | 08 | 08 | 08 | 08 |
| 2 | Memory Type (DDR2) | 08 | 08 | 08 | 08 |
| 3 | Number of Row Addresses | 0D | 0D | 0D | 0D |
| 4 | Number of Column Addresses | 0A | 0A | 0A | 0A |
| 5 | DIMM Rank and Stacking Information | 60 | 61 | 60 | 61 |
| 6 | Data Width | 40 | 40 | 48 | 48 |
| 7 | Not used | 00 | 00 | 00 | 00 |
| 8 | Interface Voltage Level | 05 | 05 | 05 | 05 |
| 9 | t_{CK} @ CL_{MAX} (Byte 18) [ns] | 25 | 25 | 25 | 25 |
| 10 | t_{AC} SDRAM @ CL_{MAX} (Byte 18) [ns] | 40 | 40 | 40 | 40 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type | | HYS64T32001HU-2.5-A | HYS64T64020HU-2.5-A | HYS72T32000HU-2.5-A | HYS72T64020HU-2.5-A |
|--------------------|---|---------------------|---------------------|---------------------|---------------------|
| Organization | | 256MB | 512MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×72 |
| | | 1 Rank (×8) | 2 Ranks (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-6400U-666 | PC2-6400U-666 | PC2-6400E-666 | PC2-6400E-666 |
| JEDEC SPD Revision | | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 11 | Error Correction Support (non-ECC, ECC) | 00 | 00 | 02 | 02 |
| 12 | Refresh Rate and Type | 82 | 82 | 82 | 82 |
| 13 | Primary SDRAM Width | 08 | 08 | 08 | 08 |
| 14 | Error Checking SDRAM Width | 00 | 00 | 08 | 08 |
| 15 | Not used | 00 | 00 | 00 | 00 |
| 16 | Burst Length Supported | 0C | 0C | 0C | 0C |
| 17 | Number of Banks on SDRAM Device | 04 | 04 | 04 | 04 |
| 18 | Supported CAS Latencies | 70 | 70 | 70 | 70 |
| 19 | DIMM Mechanical Characteristics | 01 | 01 | 01 | 01 |
| 20 | DIMM Type Information | 02 | 02 | 02 | 02 |
| 21 | DIMM Attributes | 00 | 00 | 00 | 00 |
| 22 | Component Attributes | 03 | 03 | 03 | 03 |
| 23 | $t_{CK} @ CL_{MAX} -1$ (Byte 18) [ns] | 30 | 30 | 30 | 30 |
| 24 | t_{AC} SDRAM @ $CL_{MAX} -1$ [ns] | 45 | 45 | 45 | 45 |
| 25 | $t_{CK} @ CL_{MAX} -2$ (Byte 18) [ns] | 3D | 3D | 3D | 3D |
| 26 | t_{AC} SDRAM @ $CL_{MAX} -2$ [ns] | 50 | 50 | 50 | 50 |
| 27 | $t_{RP.MIN}$ [ns] | 3C | 3C | 3C | 3C |
| 28 | $t_{RRD.MIN}$ [ns] | 1E | 1E | 1E | 1E |
| 29 | $t_{RCD.MIN}$ [ns] | 3C | 3C | 3C | 3C |
| 30 | $t_{RAS.MIN}$ [ns] | 2D | 2D | 2D | 2D |
| 31 | Module Density per Rank | 40 | 40 | 40 | 40 |
| 32 | $t_{AS.MIN}$ and $t_{CS.MIN}$ [ns] | 17 | 17 | 17 | 17 |
| 33 | $t_{AH.MIN}$ and $t_{CH.MIN}$ [ns] | 25 | 25 | 25 | 25 |
| 34 | $t_{DS.MIN}$ [ns] | 05 | 05 | 05 | 05 |
| 35 | $t_{DH.MIN}$ [ns] | 12 | 12 | 12 | 12 |
| 36 | $t_{WR.MIN}$ [ns] | 3C | 3C | 3C | 3C |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type | | HYS64T32001HU-2.5-A | HYS64T64020HU-2.5-A | HYS72T32000HU-2.5-A | HYS72T64020HU-2.5-A |
|--------------------|--|---------------------|---------------------|---------------------|---------------------|
| Organization | | 256MB | 512MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×72 |
| | | 1 Rank (×8) | 2 Ranks (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-6400U-666 | PC2-6400U-666 | PC2-6400E-666 | PC2-6400E-666 |
| JEDEC SPD Revision | | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 37 | $t_{WTR.MIN}$ [ns] | 1E | 1E | 1E | 1E |
| 38 | $t_{RTP.MIN}$ [ns] | 1E | 1E | 1E | 1E |
| 39 | Analysis Characteristics | 00 | 00 | 00 | 00 |
| 40 | t_{RC} and t_{RFC} Extension | 00 | 00 | 00 | 00 |
| 41 | $t_{RC.MIN}$ [ns] | 3C | 3C | 3C | 3C |
| 42 | $t_{RFC.MIN}$ [ns] | 4B | 4B | 4B | 4B |
| 43 | $t_{CK.MAX}$ [ns] | 80 | 80 | 80 | 80 |
| 44 | $t_{DQSQ.MAX}$ [ns] | 14 | 14 | 14 | 14 |
| 45 | $t_{QHS.MAX}$ [ns] | 1E | 1E | 1E | 1E |
| 46 | PLL Relock Time | 00 | 00 | 00 | 00 |
| 47 | $T_{CASE.MAX}$ Delta / ΔT_{4R4W} Delta | 53 | 53 | 53 | 53 |
| 48 | Psi(T-A) DRAM | 82 | 82 | 82 | 82 |
| 49 | ΔT_0 (DT0) | 5B | 5B | 5B | 5B |
| 50 | ΔT_{2N} (DT2N, UDIMM) or ΔT_{2Q} (DT2Q, RDIMM) | 3E | 3E | 3E | 3E |
| 51 | ΔT_{2P} (DT2P) | 29 | 29 | 29 | 29 |
| 52 | ΔT_{3N} (DT3N) | 29 | 29 | 29 | 29 |
| 53 | $\Delta T_{3P.fast}$ (DT3P fast) | 36 | 36 | 36 | 36 |
| 54 | $\Delta T_{3P.slow}$ (DT3P slow) | 19 | 19 | 19 | 19 |
| 55 | ΔT_{4R} (DT4R) / ΔT_{4R4W} Sign (DT4R4W) | 4E | 4E | 4E | 4E |
| 56 | ΔT_{5B} (DT5B) | 17 | 17 | 17 | 17 |
| 57 | ΔT_7 (DT7) | 26 | 26 | 26 | 26 |
| 58 | Psi(ca) PLL | 00 | 00 | 00 | 00 |
| 59 | Psi(ca) REG | 00 | 00 | 00 | 00 |
| 60 | ΔT_{PLL} (DTPLL) | 00 | 00 | 00 | 00 |
| 61 | ΔT_{REG} (DTREG) / Toggle Rate | 00 | 00 | 00 | 00 |
| 62 | SPD Revision | 12 | 12 | 12 | 12 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type | | HYS64T32001HU-2.5-A | HYS64T64020HU-2.5-A | HYS72T32000HU-2.5-A | HYS72T64020HU-2.5-A |
|--------------------|----------------------------------|---------------------|---------------------|---------------------|---------------------|
| Organization | | 256MB | 512MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×72 |
| | | 1 Rank (×8) | 2 Ranks (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-6400U-666 | PC2-6400U-666 | PC2-6400E-666 | PC2-6400E-666 |
| JEDEC SPD Revision | | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 63 | Checksum of Bytes 0-62 | 76 | 77 | 88 | 89 |
| 64 | Manufacturer's JEDEC ID Code (1) | 7F | 7F | 7F | 7F |
| 65 | Manufacturer's JEDEC ID Code (2) | 7F | 7F | 7F | 7F |
| 66 | Manufacturer's JEDEC ID Code (3) | 7F | 7F | 7F | 7F |
| 67 | Manufacturer's JEDEC ID Code (4) | 7F | 7F | 7F | 7F |
| 68 | Manufacturer's JEDEC ID Code (5) | 7F | 7F | 7F | 7F |
| 69 | Manufacturer's JEDEC ID Code (6) | 51 | 51 | 51 | 51 |
| 70 | Manufacturer's JEDEC ID Code (7) | 00 | 00 | 00 | 00 |
| 71 | Manufacturer's JEDEC ID Code (8) | 00 | 00 | 00 | 00 |
| 72 | Module Manufacturer Location | xx | xx | xx | xx |
| 73 | Product Type, Char 1 | 36 | 36 | 37 | 37 |
| 74 | Product Type, Char 2 | 34 | 34 | 32 | 32 |
| 75 | Product Type, Char 3 | 54 | 54 | 54 | 54 |
| 76 | Product Type, Char 4 | 33 | 36 | 33 | 36 |
| 77 | Product Type, Char 5 | 32 | 34 | 32 | 34 |
| 78 | Product Type, Char 6 | 30 | 30 | 30 | 30 |
| 79 | Product Type, Char 7 | 30 | 32 | 30 | 32 |
| 80 | Product Type, Char 8 | 31 | 30 | 30 | 30 |
| 81 | Product Type, Char 9 | 48 | 48 | 48 | 48 |
| 82 | Product Type, Char 10 | 55 | 55 | 55 | 55 |
| 83 | Product Type, Char 11 | 32 | 32 | 32 | 32 |
| 84 | Product Type, Char 12 | 2E | 2E | 2E | 2E |
| 85 | Product Type, Char 13 | 35 | 35 | 35 | 35 |
| 86 | Product Type, Char 14 | 41 | 41 | 41 | 41 |
| 87 | Product Type, Char 15 | 20 | 20 | 20 | 20 |
| 88 | Product Type, Char 16 | 20 | 20 | 20 | 20 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type | | HYS64T32001HU-2.5-A | HYS64T64020HU-2.5-A | HYS72T32000HU-2.5-A | HYS72T64020HU-2.5-A |
|--------------------|--------------------------------|---------------------|---------------------|---------------------|---------------------|
| Organization | | 256MB | 512MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×72 |
| | | 1 Rank (×8) | 2 Ranks (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-6400U-666 | PC2-6400U-666 | PC2-6400E-666 | PC2-6400E-666 |
| JEDEC SPD Revision | | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 89 | Product Type, Char 17 | 20 | 20 | 20 | 20 |
| 90 | Product Type, Char 18 | 20 | 20 | 20 | 20 |
| 91 | Module Revision Code | 3x | 3x | 3x | 3x |
| 92 | Test Program Revision Code | xx | xx | xx | xx |
| 93 | Module Manufacturing Date Year | xx | xx | xx | xx |
| 94 | Module Manufacturing Date Week | xx | xx | xx | xx |
| 95 - 98 | Module Serial Number | xx | xx | xx | xx |
| 99 - 127 | Not used | 00 | 00 | 00 | 00 |
| 128 - 255 | Blank for customer use | FF | FF | FF | FF |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

TABLE 28
SPD Codes for PC2-6400[U/E]-555

| Product Type | | HYS64T32001HU-25F-A | HYS64T64020HU-25F-A | HYS72T32000HU-25F-A | HYS72T64020HU-25F-A |
|--------------------|--|---------------------|---------------------|---------------------|---------------------|
| Organization | | 256MB | 512MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×72 |
| | | 1 Rank (×8) | 2 Ranks (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-6400U-555 | PC2-6400U-555 | PC2-6400E-555 | PC2-6400E-555 |
| JEDEC SPD Revision | | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 0 | Programmed SPD Bytes in EEPROM | 80 | 80 | 80 | 80 |
| 1 | Total number of Bytes in EEPROM | 08 | 08 | 08 | 08 |
| 2 | Memory Type (DDR2) | 08 | 08 | 08 | 08 |
| 3 | Number of Row Addresses | 0D | 0D | 0D | 0D |
| 4 | Number of Column Addresses | 0A | 0A | 0A | 0A |
| 5 | DIMM Rank and Stacking Information | 60 | 61 | 60 | 61 |
| 6 | Data Width | 40 | 40 | 48 | 48 |
| 7 | Not used | 00 | 00 | 00 | 00 |
| 8 | Interface Voltage Level | 05 | 05 | 05 | 05 |
| 9 | t_{CK} @ CL_{MAX} (Byte 18) [ns] | 25 | 25 | 25 | 25 |
| 10 | t_{AC} SDRAM @ CL_{MAX} (Byte 18) [ns] | 40 | 40 | 40 | 40 |
| 11 | Error Correction Support (non-ECC, ECC) | 00 | 00 | 02 | 02 |
| 12 | Refresh Rate and Type | 82 | 82 | 82 | 82 |
| 13 | Primary SDRAM Width | 08 | 08 | 08 | 08 |
| 14 | Error Checking SDRAM Width | 00 | 00 | 08 | 08 |
| 15 | Not used | 00 | 00 | 00 | 00 |
| 16 | Burst Length Supported | 0C | 0C | 0C | 0C |
| 17 | Number of Banks on SDRAM Device | 04 | 04 | 04 | 04 |
| 18 | Supported CAS Latencies | 70 | 70 | 70 | 70 |
| 19 | DIMM Mechanical Characteristics | 01 | 01 | 01 | 01 |
| 20 | DIMM Type Information | 02 | 02 | 02 | 02 |
| 21 | DIMM Attributes | 00 | 00 | 00 | 00 |
| 22 | Component Attributes | 03 | 03 | 03 | 03 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type | | HYS64T32001HU-25F-A | HYS64T64020HU-25F-A | HYS72T32000HU-25F-A | HYS72T64020HU-25F-A |
|--------------------|--|---------------------|---------------------|---------------------|---------------------|
| Organization | | 256MB | 512MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×72 |
| | | 1 Rank (×8) | 2 Ranks (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-6400U-555 | PC2-6400U-555 | PC2-6400E-555 | PC2-6400E-555 |
| JEDEC SPD Revision | | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 23 | $t_{CK} @ CL_{MAX} -1$ (Byte 18) [ns] | 25 | 25 | 25 | 25 |
| 24 | t_{AC} SDRAM @ $CL_{MAX} -1$ [ns] | 40 | 40 | 40 | 40 |
| 25 | $t_{CK} @ CL_{MAX} -2$ (Byte 18) [ns] | 3D | 3D | 3D | 3D |
| 26 | t_{AC} SDRAM @ $CL_{MAX} -2$ [ns] | 50 | 50 | 50 | 50 |
| 27 | $t_{RP.MIN}$ [ns] | 32 | 32 | 32 | 32 |
| 28 | $t_{RRD.MIN}$ [ns] | 1E | 1E | 1E | 1E |
| 29 | $t_{RCD.MIN}$ [ns] | 32 | 32 | 32 | 32 |
| 30 | $t_{RAS.MIN}$ [ns] | 2D | 2D | 2D | 2D |
| 31 | Module Density per Rank | 40 | 40 | 40 | 40 |
| 32 | $t_{AS.MIN}$ and $t_{CS.MIN}$ [ns] | 17 | 17 | 17 | 17 |
| 33 | $t_{AH.MIN}$ and $t_{CH.MIN}$ [ns] | 25 | 25 | 25 | 25 |
| 34 | $t_{DS.MIN}$ [ns] | 05 | 05 | 05 | 05 |
| 35 | $t_{DH.MIN}$ [ns] | 12 | 12 | 12 | 12 |
| 36 | $t_{WR.MIN}$ [ns] | 3C | 3C | 3C | 3C |
| 37 | $t_{WTR.MIN}$ [ns] | 1E | 1E | 1E | 1E |
| 38 | $t_{RTP.MIN}$ [ns] | 1E | 1E | 1E | 1E |
| 39 | Analysis Characteristics | 00 | 00 | 00 | 00 |
| 40 | t_{RC} and t_{RFC} Extension | 30 | 30 | 30 | 30 |
| 41 | $t_{RC.MIN}$ [ns] | 39 | 39 | 39 | 39 |
| 42 | $t_{RFC.MIN}$ [ns] | 4B | 4B | 4B | 4B |
| 43 | $t_{CK.MAX}$ [ns] | 80 | 80 | 80 | 80 |
| 44 | $t_{DQSQ.MAX}$ [ns] | 14 | 14 | 14 | 14 |
| 45 | $t_{QHS.MAX}$ [ns] | 1E | 1E | 1E | 1E |
| 46 | PLL Relock Time | 00 | 00 | 00 | 00 |
| 47 | $T_{CASE.MAX}$ Delta / ΔT_{4R4W} Delta | 53 | 53 | 53 | 53 |
| 48 | Psi(T-A) DRAM | 82 | 82 | 82 | 82 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type | | HYS64T32001HU-25F-A | HYS64T64020HU-25F-A | HYS72T32000HU-25F-A | HYS72T64020HU-25F-A |
|--------------------|--|---------------------|---------------------|---------------------|---------------------|
| Organization | | 256MB | 512MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×72 |
| | | 1 Rank (×8) | 2 Ranks (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-6400U-555 | PC2-6400U-555 | PC2-6400E-555 | PC2-6400E-555 |
| JEDEC SPD Revision | | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 49 | ΔT_0 (DT0) | 5B | 5B | 5B | 5B |
| 50 | ΔT_{2N} (DT2N, UDIMM) or ΔT_{2Q} (DT2Q, RDIMM) | 3E | 3E | 3E | 3E |
| 51 | ΔT_{2P} (DT2P) | 29 | 29 | 29 | 29 |
| 52 | ΔT_{3N} (DT3N) | 29 | 29 | 29 | 29 |
| 53 | $\Delta T_{3P.fast}$ (DT3P fast) | 36 | 36 | 36 | 36 |
| 54 | $\Delta T_{3P.slow}$ (DT3P slow) | 19 | 19 | 19 | 19 |
| 55 | ΔT_{4R} (DT4R) / ΔT_{4R4W} Sign (DT4R4W) | 4E | 4E | 4E | 4E |
| 56 | ΔT_{5B} (DT5B) | 17 | 17 | 17 | 17 |
| 57 | ΔT_7 (DT7) | 26 | 26 | 26 | 26 |
| 58 | Psi(ca) PLL | 00 | 00 | 00 | 00 |
| 59 | Psi(ca) REG | 00 | 00 | 00 | 00 |
| 60 | ΔT_{PLL} (DTPLL) | 00 | 00 | 00 | 00 |
| 61 | ΔT_{REG} (DTREG) / Toggle Rate | 00 | 00 | 00 | 00 |
| 62 | SPD Revision | 12 | 12 | 12 | 12 |
| 63 | Checksum of Bytes 0-62 | 7F | 80 | 91 | 92 |
| 64 | Manufacturer's JEDEC ID Code (1) | 7F | 7F | 7F | 7F |
| 65 | Manufacturer's JEDEC ID Code (2) | 7F | 7F | 7F | 7F |
| 66 | Manufacturer's JEDEC ID Code (3) | 7F | 7F | 7F | 7F |
| 67 | Manufacturer's JEDEC ID Code (4) | 7F | 7F | 7F | 7F |
| 68 | Manufacturer's JEDEC ID Code (5) | 7F | 7F | 7F | 7F |
| 69 | Manufacturer's JEDEC ID Code (6) | 51 | 51 | 51 | 51 |
| 70 | Manufacturer's JEDEC ID Code (7) | 00 | 00 | 00 | 00 |
| 71 | Manufacturer's JEDEC ID Code (8) | 00 | 00 | 00 | 00 |
| 72 | Module Manufacturer Location | xx | xx | xx | xx |
| 73 | Product Type, Char 1 | 36 | 36 | 37 | 37 |
| 74 | Product Type, Char 2 | 34 | 34 | 32 | 32 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type | | HYS64T32001HU-25F-A | HYS64T64020HU-25F-A | HYS72T32000HU-25F-A | HYS72T64020HU-25F-A |
|--------------------|--------------------------------|---------------------|---------------------|---------------------|---------------------|
| Organization | | 256MB | 512MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×72 |
| | | 1 Rank (×8) | 2 Ranks (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-6400U-555 | PC2-6400U-555 | PC2-6400E-555 | PC2-6400E-555 |
| JEDEC SPD Revision | | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 75 | Product Type, Char 3 | 54 | 54 | 54 | 54 |
| 76 | Product Type, Char 4 | 33 | 36 | 33 | 36 |
| 77 | Product Type, Char 5 | 32 | 34 | 32 | 34 |
| 78 | Product Type, Char 6 | 30 | 30 | 30 | 30 |
| 79 | Product Type, Char 7 | 30 | 32 | 30 | 32 |
| 80 | Product Type, Char 8 | 31 | 30 | 30 | 30 |
| 81 | Product Type, Char 9 | 48 | 48 | 48 | 48 |
| 82 | Product Type, Char 10 | 55 | 55 | 55 | 55 |
| 83 | Product Type, Char 11 | 32 | 32 | 32 | 32 |
| 84 | Product Type, Char 12 | 35 | 35 | 35 | 35 |
| 85 | Product Type, Char 13 | 46 | 46 | 46 | 46 |
| 86 | Product Type, Char 14 | 41 | 41 | 41 | 41 |
| 87 | Product Type, Char 15 | 20 | 20 | 20 | 20 |
| 88 | Product Type, Char 16 | 20 | 20 | 20 | 20 |
| 89 | Product Type, Char 17 | 20 | 20 | 20 | 20 |
| 90 | Product Type, Char 18 | 20 | 20 | 20 | 20 |
| 91 | Module Revision Code | 3x | 3x | 3x | 3x |
| 92 | Test Program Revision Code | xx | xx | xx | xx |
| 93 | Module Manufacturing Date Year | xx | xx | xx | xx |
| 94 | Module Manufacturing Date Week | xx | xx | xx | xx |
| 95 - 98 | Module Serial Number | xx | xx | xx | xx |
| 99 - 127 | Not used | 00 | 00 | 00 | 00 |
| 128 - 255 | Blank for customer use | FF | FF | FF | FF |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

TABLE 29
SPD Codes for PC2-5300[U/E]-444

| Product Type | | HYS64T32001HU-3-A | HYS64T64020HU-3-A | HYS72T32000HU-3-A | HYS72T64020HU-3-A |
|--------------------|--|-------------------|-------------------|-------------------|-------------------|
| Organization | | 256MB | 512MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×72 |
| | | 1 Rank (×8) | 2 Ranks (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-5300U-444 | PC2-5300U-444 | PC2-5300E-444 | PC2-5300E-444 |
| JEDEC SPD Revision | | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 0 | Programmed SPD Bytes in EEPROM | 80 | 80 | 80 | 80 |
| 1 | Total number of Bytes in EEPROM | 08 | 08 | 08 | 08 |
| 2 | Memory Type (DDR2) | 08 | 08 | 08 | 08 |
| 3 | Number of Row Addresses | 0D | 0D | 0D | 0D |
| 4 | Number of Column Addresses | 0A | 0A | 0A | 0A |
| 5 | DIMM Rank and Stacking Information | 60 | 61 | 60 | 61 |
| 6 | Data Width | 40 | 40 | 48 | 48 |
| 7 | Not used | 00 | 00 | 00 | 00 |
| 8 | Interface Voltage Level | 05 | 05 | 05 | 05 |
| 9 | $t_{CK} @ CL_{MAX}$ (Byte 18) [ns] | 30 | 30 | 30 | 30 |
| 10 | t_{AC} SDRAM @ CL_{MAX} (Byte 18) [ns] | 45 | 45 | 45 | 45 |
| 11 | Error Correction Support (non-ECC, ECC) | 00 | 00 | 02 | 02 |
| 12 | Refresh Rate and Type | 82 | 82 | 82 | 82 |
| 13 | Primary SDRAM Width | 08 | 08 | 08 | 08 |
| 14 | Error Checking SDRAM Width | 00 | 00 | 08 | 08 |
| 15 | Not used | 00 | 00 | 00 | 00 |
| 16 | Burst Length Supported | 0C | 0C | 0C | 0C |
| 17 | Number of Banks on SDRAM Device | 04 | 04 | 04 | 04 |
| 18 | Supported CAS Latencies | 38 | 38 | 38 | 38 |
| 19 | DIMM Mechanical Characteristics | 01 | 01 | 01 | 01 |
| 20 | DIMM Type Information | 02 | 02 | 02 | 02 |
| 21 | DIMM Attributes | 00 | 00 | 00 | 00 |
| 22 | Component Attributes | 03 | 03 | 03 | 03 |
| 23 | $t_{CK} @ CL_{MAX} -1$ (Byte 18) [ns] | 30 | 30 | 30 | 30 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type | | HYS64T32001HU-3-A | HYS64T64020HU-3-A | HYS72T32000HU-3-A | HYS72T64020HU-3-A |
|--------------------|--|-------------------|-------------------|-------------------|-------------------|
| Organization | | 256MB | 512MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×72 |
| | | 1 Rank (×8) | 2 Ranks (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-5300U-444 | PC2-5300U-444 | PC2-5300E-444 | PC2-5300E-444 |
| JEDEC SPD Revision | | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 24 | t_{AC} SDRAM @ CL_{MAX} -1 [ns] | 45 | 45 | 45 | 45 |
| 25 | t_{CK} @ CL_{MAX} -2 (Byte 18) [ns] | 50 | 50 | 50 | 50 |
| 26 | t_{AC} SDRAM @ CL_{MAX} -2 [ns] | 60 | 60 | 60 | 60 |
| 27 | $t_{RP.MIN}$ [ns] | 30 | 30 | 30 | 30 |
| 28 | $t_{RRD.MIN}$ [ns] | 1E | 1E | 1E | 1E |
| 29 | $t_{RCD.MIN}$ [ns] | 30 | 30 | 30 | 30 |
| 30 | $t_{RAS.MIN}$ [ns] | 2D | 2D | 2D | 2D |
| 31 | Module Density per Rank | 40 | 40 | 40 | 40 |
| 32 | $t_{AS.MIN}$ and $t_{CS.MIN}$ [ns] | 20 | 20 | 20 | 20 |
| 33 | $t_{AH.MIN}$ and $t_{CH.MIN}$ [ns] | 27 | 27 | 27 | 27 |
| 34 | $t_{DS.MIN}$ [ns] | 10 | 10 | 10 | 10 |
| 35 | $t_{DH.MIN}$ [ns] | 17 | 17 | 17 | 17 |
| 36 | $t_{WR.MIN}$ [ns] | 3C | 3C | 3C | 3C |
| 37 | $t_{WTR.MIN}$ [ns] | 1E | 1E | 1E | 1E |
| 38 | $t_{RTP.MIN}$ [ns] | 1E | 1E | 1E | 1E |
| 39 | Analysis Characteristics | 00 | 00 | 00 | 00 |
| 40 | t_{RC} and t_{RFC} Extension | 00 | 00 | 00 | 00 |
| 41 | $t_{RC.MIN}$ [ns] | 39 | 39 | 39 | 39 |
| 42 | $t_{RFC.MIN}$ [ns] | 4B | 4B | 4B | 4B |
| 43 | $t_{CK.MAX}$ [ns] | 80 | 80 | 80 | 80 |
| 44 | $t_{DQSQ.MAX}$ [ns] | 18 | 18 | 18 | 18 |
| 45 | $t_{QHS.MAX}$ [ns] | 22 | 22 | 22 | 22 |
| 46 | PLL Relock Time | 00 | 00 | 00 | 00 |
| 47 | $T_{CASE.MAX}$ Delta / ΔT_{4R4W} Delta | 52 | 52 | 52 | 52 |
| 48 | Psi(T-A) DRAM | 82 | 82 | 82 | 82 |
| 49 | ΔT_0 (DT0) | 47 | 47 | 47 | 47 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type | | HYS64T32001HU-3-A | HYS64T64020HU-3-A | HYS72T32000HU-3-A | HYS72T64020HU-3-A |
|--------------------|--|-------------------|-------------------|-------------------|-------------------|
| Organization | | 256MB | 512MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×72 |
| | | 1 Rank (×8) | 2 Ranks (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-5300U-444 | PC2-5300U-444 | PC2-5300E-444 | PC2-5300E-444 |
| JEDEC SPD Revision | | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 50 | ΔT_{2N} (DT2N, UDIMM) or ΔT_{2Q} (DT2Q, RDIMM) | 38 | 38 | 38 | 38 |
| 51 | ΔT_{2P} (DT2P) | 29 | 29 | 29 | 29 |
| 52 | ΔT_{3N} (DT3N) | 25 | 25 | 25 | 25 |
| 53 | $\Delta T_{3P.fast}$ (DT3P fast) | 2F | 2F | 2F | 2F |
| 54 | $\Delta T_{3P.slow}$ (DT3P slow) | 19 | 19 | 19 | 19 |
| 55 | ΔT_{4R} (DT4R) / ΔT_{4R4W} Sign (DT4R4W) | 44 | 44 | 44 | 44 |
| 56 | ΔT_{5B} (DT5B) | 17 | 17 | 17 | 17 |
| 57 | ΔT_7 (DT7) | 24 | 24 | 24 | 24 |
| 58 | Psi(ca) PLL | 00 | 00 | 00 | 00 |
| 59 | Psi(ca) REG | 00 | 00 | 00 | 00 |
| 60 | ΔT_{PLL} (DTPLL) | 00 | 00 | 00 | 00 |
| 61 | ΔT_{REG} (DTREG) / Toggle Rate | 00 | 00 | 00 | 00 |
| 62 | SPD Revision | 12 | 12 | 12 | 12 |
| 63 | Checksum of Bytes 0-62 | 47 | 48 | 59 | 5A |
| 64 | Manufacturer's JEDEC ID Code (1) | 7F | 7F | 7F | 7F |
| 65 | Manufacturer's JEDEC ID Code (2) | 7F | 7F | 7F | 7F |
| 66 | Manufacturer's JEDEC ID Code (3) | 7F | 7F | 7F | 7F |
| 67 | Manufacturer's JEDEC ID Code (4) | 7F | 7F | 7F | 7F |
| 68 | Manufacturer's JEDEC ID Code (5) | 7F | 7F | 7F | 7F |
| 69 | Manufacturer's JEDEC ID Code (6) | 51 | 51 | 51 | 51 |
| 70 | Manufacturer's JEDEC ID Code (7) | 00 | 00 | 00 | 00 |
| 71 | Manufacturer's JEDEC ID Code (8) | 00 | 00 | 00 | 00 |
| 72 | Module Manufacturer Location | xx | xx | xx | xx |
| 73 | Product Type, Char 1 | 36 | 36 | 37 | 37 |
| 74 | Product Type, Char 2 | 34 | 34 | 32 | 32 |
| 75 | Product Type, Char 3 | 54 | 54 | 54 | 54 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type | | HYS64T32001HU-3-A | HYS64T64020HU-3-A | HYS72T32000HU-3-A | HYS72T64020HU-3-A |
|--------------------|--------------------------------|-------------------|-------------------|-------------------|-------------------|
| Organization | | 256MB | 512MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×72 |
| | | 1 Rank (×8) | 2 Ranks (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-5300U-444 | PC2-5300U-444 | PC2-5300E-444 | PC2-5300E-444 |
| JEDEC SPD Revision | | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 76 | Product Type, Char 4 | 33 | 36 | 33 | 36 |
| 77 | Product Type, Char 5 | 32 | 34 | 32 | 34 |
| 78 | Product Type, Char 6 | 30 | 30 | 30 | 30 |
| 79 | Product Type, Char 7 | 30 | 32 | 30 | 32 |
| 80 | Product Type, Char 8 | 31 | 30 | 30 | 30 |
| 81 | Product Type, Char 9 | 48 | 48 | 48 | 48 |
| 82 | Product Type, Char 10 | 55 | 55 | 55 | 55 |
| 83 | Product Type, Char 11 | 33 | 33 | 33 | 33 |
| 84 | Product Type, Char 12 | 41 | 41 | 41 | 41 |
| 85 | Product Type, Char 13 | 20 | 20 | 20 | 20 |
| 86 | Product Type, Char 14 | 20 | 20 | 20 | 20 |
| 87 | Product Type, Char 15 | 20 | 20 | 20 | 20 |
| 88 | Product Type, Char 16 | 20 | 20 | 20 | 20 |
| 89 | Product Type, Char 17 | 20 | 20 | 20 | 20 |
| 90 | Product Type, Char 18 | 20 | 20 | 20 | 20 |
| 91 | Module Revision Code | 6x | 5x | 6x | 5x |
| 92 | Test Program Revision Code | xx | xx | xx | xx |
| 93 | Module Manufacturing Date Year | xx | xx | xx | xx |
| 94 | Module Manufacturing Date Week | xx | xx | xx | xx |
| 95 - 98 | Module Serial Number | xx | xx | xx | xx |
| 99 - 127 | Not used | 00 | 00 | 00 | 00 |
| 128 - 255 | Blank for customer use | FF | FF | FF | FF |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

TABLE 30
SPD Codes for PC2-5300[U/E]-555

| Product Type | | HYS64T32001HU-3S-A | HYS64T64020HU-3S-A | HYS72T32000HU-3S-A | HYS72T64020HU-3S-A |
|--------------------|--|--------------------|--------------------|--------------------|--------------------|
| Organization | | 256MB | 512MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×72 |
| | | 1 Rank (×8) | 2 Ranks (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-5300U-555 | PC2-5300U-555 | PC2-5300E-555 | PC2-5300E-555 |
| JEDEC SPD Revision | | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 0 | Programmed SPD Bytes in EEPROM | 80 | 80 | 80 | 80 |
| 1 | Total number of Bytes in EEPROM | 08 | 08 | 08 | 08 |
| 2 | Memory Type (DDR2) | 08 | 08 | 08 | 08 |
| 3 | Number of Row Addresses | 0D | 0D | 0D | 0D |
| 4 | Number of Column Addresses | 0A | 0A | 0A | 0A |
| 5 | DIMM Rank and Stacking Information | 60 | 61 | 60 | 61 |
| 6 | Data Width | 40 | 40 | 48 | 48 |
| 7 | Not used | 00 | 00 | 00 | 00 |
| 8 | Interface Voltage Level | 05 | 05 | 05 | 05 |
| 9 | $t_{CK} @ CL_{MAX}$ (Byte 18) [ns] | 30 | 30 | 30 | 30 |
| 10 | t_{AC} SDRAM @ CL_{MAX} (Byte 18) [ns] | 45 | 45 | 45 | 45 |
| 11 | Error Correction Support (non-ECC, ECC) | 00 | 00 | 02 | 02 |
| 12 | Refresh Rate and Type | 82 | 82 | 82 | 82 |
| 13 | Primary SDRAM Width | 08 | 08 | 08 | 08 |
| 14 | Error Checking SDRAM Width | 00 | 00 | 08 | 08 |
| 15 | Not used | 00 | 00 | 00 | 00 |
| 16 | Burst Length Supported | 0C | 0C | 0C | 0C |
| 17 | Number of Banks on SDRAM Device | 04 | 04 | 04 | 04 |
| 18 | Supported CAS Latencies | 38 | 38 | 38 | 38 |
| 19 | DIMM Mechanical Characteristics | 01 | 01 | 01 | 01 |
| 20 | DIMM Type Information | 02 | 02 | 02 | 02 |
| 21 | DIMM Attributes | 00 | 00 | 00 | 00 |
| 22 | Component Attributes | 03 | 03 | 03 | 03 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type | | HYS64T32001HU-3S-A | HYS64T64020HU-3S-A | HYS72T32000HU-3S-A | HYS72T64020HU-3S-A |
|--------------------|--|--------------------|--------------------|--------------------|--------------------|
| Organization | | 256MB | 512MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×72 |
| | | 1 Rank (×8) | 2 Ranks (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-5300U-555 | PC2-5300U-555 | PC2-5300E-555 | PC2-5300E-555 |
| JEDEC SPD Revision | | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 23 | $t_{CK} @ CL_{MAX} -1$ (Byte 18) [ns] | 3D | 3D | 3D | 3D |
| 24 | t_{AC} SDRAM @ $CL_{MAX} -1$ [ns] | 50 | 50 | 50 | 50 |
| 25 | $t_{CK} @ CL_{MAX} -2$ (Byte 18) [ns] | 50 | 50 | 50 | 50 |
| 26 | t_{AC} SDRAM @ $CL_{MAX} -2$ [ns] | 60 | 60 | 60 | 60 |
| 27 | $t_{RP.MIN}$ [ns] | 3C | 3C | 3C | 3C |
| 28 | $t_{RRD.MIN}$ [ns] | 1E | 1E | 1E | 1E |
| 29 | $t_{RCD.MIN}$ [ns] | 3C | 3C | 3C | 3C |
| 30 | $t_{RAS.MIN}$ [ns] | 2D | 2D | 2D | 2D |
| 31 | Module Density per Rank | 40 | 40 | 40 | 40 |
| 32 | $t_{AS.MIN}$ and $t_{CS.MIN}$ [ns] | 20 | 20 | 20 | 20 |
| 33 | $t_{AH.MIN}$ and $t_{CH.MIN}$ [ns] | 27 | 27 | 27 | 27 |
| 34 | $t_{DS.MIN}$ [ns] | 10 | 10 | 10 | 10 |
| 35 | $t_{DH.MIN}$ [ns] | 17 | 17 | 17 | 17 |
| 36 | $t_{WR.MIN}$ [ns] | 3C | 3C | 3C | 3C |
| 37 | $t_{WTR.MIN}$ [ns] | 1E | 1E | 1E | 1E |
| 38 | $t_{RTP.MIN}$ [ns] | 1E | 1E | 1E | 1E |
| 39 | Analysis Characteristics | 00 | 00 | 00 | 00 |
| 40 | t_{RC} and t_{RFC} Extension | 00 | 00 | 00 | 00 |
| 41 | $t_{RC.MIN}$ [ns] | 3C | 3C | 3C | 3C |
| 42 | $t_{RFC.MIN}$ [ns] | 4B | 4B | 4B | 4B |
| 43 | $t_{CK.MAX}$ [ns] | 80 | 80 | 80 | 80 |
| 44 | $t_{DQSQ.MAX}$ [ns] | 18 | 18 | 18 | 18 |
| 45 | $t_{QHS.MAX}$ [ns] | 22 | 22 | 22 | 22 |
| 46 | PLL Relock Time | 00 | 00 | 00 | 00 |
| 47 | $T_{CASE.MAX}$ Delta / ΔT_{4R4W} Delta | 52 | 52 | 52 | 52 |
| 48 | Psi(T-A) DRAM | 82 | 82 | 82 | 82 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type | | HYS64T32001HU-3S-A | HYS64T64020HU-3S-A | HYS72T32000HU-3S-A | HYS72T64020HU-3S-A |
|--------------------|--|--------------------|--------------------|--------------------|--------------------|
| Organization | | 256MB | 512MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×72 |
| | | 1 Rank (×8) | 2 Ranks (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-5300U-555 | PC2-5300U-555 | PC2-5300E-555 | PC2-5300E-555 |
| JEDEC SPD Revision | | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 49 | ΔT_0 (DT0) | 43 | 43 | 43 | 43 |
| 50 | ΔT_{2N} (DT2N, UDIMM) or ΔT_{2Q} (DT2Q, RDIMM) | 38 | 38 | 38 | 38 |
| 51 | ΔT_{2P} (DT2P) | 29 | 29 | 29 | 29 |
| 52 | ΔT_{3N} (DT3N) | 25 | 25 | 25 | 25 |
| 53 | $\Delta T_{3P.fast}$ (DT3P fast) | 2F | 2F | 2F | 2F |
| 54 | $\Delta T_{3P.slow}$ (DT3P slow) | 19 | 19 | 19 | 19 |
| 55 | ΔT_{4R} (DT4R) / ΔT_{4R4W} Sign (DT4R4W) | 44 | 44 | 44 | 44 |
| 56 | ΔT_{5B} (DT5B) | 17 | 17 | 17 | 17 |
| 57 | ΔT_7 (DT7) | 22 | 22 | 22 | 22 |
| 58 | Psi(ca) PLL | 00 | 00 | 00 | 00 |
| 59 | Psi(ca) REG | 00 | 00 | 00 | 00 |
| 60 | ΔT_{PLL} (DTPLL) | 00 | 00 | 00 | 00 |
| 61 | ΔT_{REG} (DTREG) / Toggle Rate | 00 | 00 | 00 | 00 |
| 62 | SPD Revision | 12 | 12 | 12 | 12 |
| 63 | Checksum of Bytes 0-62 | 74 | 75 | 86 | 87 |
| 64 | Manufacturer's JEDEC ID Code (1) | 7F | 7F | 7F | 7F |
| 65 | Manufacturer's JEDEC ID Code (2) | 7F | 7F | 7F | 7F |
| 66 | Manufacturer's JEDEC ID Code (3) | 7F | 7F | 7F | 7F |
| 67 | Manufacturer's JEDEC ID Code (4) | 7F | 7F | 7F | 7F |
| 68 | Manufacturer's JEDEC ID Code (5) | 7F | 7F | 7F | 7F |
| 69 | Manufacturer's JEDEC ID Code (6) | 51 | 51 | 51 | 51 |
| 70 | Manufacturer's JEDEC ID Code (7) | 00 | 00 | 00 | 00 |
| 71 | Manufacturer's JEDEC ID Code (8) | 00 | 00 | 00 | 00 |
| 72 | Module Manufacturer Location | xx | xx | xx | xx |
| 73 | Product Type, Char 1 | 36 | 36 | 37 | 37 |
| 74 | Product Type, Char 2 | 34 | 34 | 32 | 32 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type | | HYS64T32001HU-3S-A | HYS64T64020HU-3S-A | HYS72T32000HU-3S-A | HYS72T64020HU-3S-A |
|--------------------|--------------------------------|--------------------|--------------------|--------------------|--------------------|
| Organization | | 256MB | 512MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×72 |
| | | 1 Rank (×8) | 2 Ranks (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-5300U-555 | PC2-5300U-555 | PC2-5300E-555 | PC2-5300E-555 |
| JEDEC SPD Revision | | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 75 | Product Type, Char 3 | 54 | 54 | 54 | 54 |
| 76 | Product Type, Char 4 | 33 | 36 | 33 | 36 |
| 77 | Product Type, Char 5 | 32 | 34 | 32 | 34 |
| 78 | Product Type, Char 6 | 30 | 30 | 30 | 30 |
| 79 | Product Type, Char 7 | 30 | 32 | 30 | 32 |
| 80 | Product Type, Char 8 | 31 | 30 | 30 | 30 |
| 81 | Product Type, Char 9 | 48 | 48 | 48 | 48 |
| 82 | Product Type, Char 10 | 55 | 55 | 55 | 55 |
| 83 | Product Type, Char 11 | 33 | 33 | 33 | 33 |
| 84 | Product Type, Char 12 | 53 | 53 | 53 | 53 |
| 85 | Product Type, Char 13 | 41 | 41 | 41 | 41 |
| 86 | Product Type, Char 14 | 20 | 20 | 20 | 20 |
| 87 | Product Type, Char 15 | 20 | 20 | 20 | 20 |
| 88 | Product Type, Char 16 | 20 | 20 | 20 | 20 |
| 89 | Product Type, Char 17 | 20 | 20 | 20 | 20 |
| 90 | Product Type, Char 18 | 20 | 20 | 20 | 20 |
| 91 | Module Revision Code | 3x | 5x | 3x | 5x |
| 92 | Test Program Revision Code | xx | xx | xx | xx |
| 93 | Module Manufacturing Date Year | xx | xx | xx | xx |
| 94 | Module Manufacturing Date Week | xx | xx | xx | xx |
| 95 - 98 | Module Serial Number | xx | xx | xx | xx |
| 99 - 127 | Not used | 00 | 00 | 00 | 00 |
| 128 - 255 | Blank for customer use | FF | FF | FF | FF |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

TABLE 31
SPD Codes for PC2-4200[U/E]-444

| Product Type | | HYS64T16000HU-3.7-A | HYS64T32001HU-3.7-A | HYS72T32000HU-3.7-A | HYS64T64020HU-3.7-A |
|--------------------|--|---------------------|---------------------|---------------------|---------------------|
| Organization | | 128MB | 256MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×64 |
| | | 1 Rank (×16) | 1 Rank (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-4200U-444 | PC2-4200U-444 | PC2-4200E-444 | PC2-4200U-444 |
| JEDEC SPD Revision | | Rev. 1.1 | Rev. 1.1 | Rev. 1.1 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 0 | Programmed SPD Bytes in EEPROM | 80 | 80 | 80 | 80 |
| 1 | Total number of Bytes in EEPROM | 08 | 08 | 08 | 08 |
| 2 | Memory Type (DDR2) | 08 | 08 | 08 | 08 |
| 3 | Number of Row Addresses | 0D | 0D | 0D | 0D |
| 4 | Number of Column Addresses | 09 | 0A | 0A | 0A |
| 5 | DIMM Rank and Stacking Information | 60 | 60 | 60 | 61 |
| 6 | Data Width | 40 | 40 | 48 | 40 |
| 7 | Not used | 00 | 00 | 00 | 00 |
| 8 | Interface Voltage Level | 05 | 05 | 05 | 05 |
| 9 | $t_{CK} @ CL_{MAX}$ (Byte 18) [ns] | 3D | 3D | 3D | 3D |
| 10 | t_{AC} SDRAM @ CL_{MAX} (Byte 18) [ns] | 50 | 50 | 50 | 50 |
| 11 | Error Correction Support (non-ECC, ECC) | 00 | 00 | 02 | 00 |
| 12 | Refresh Rate and Type | 82 | 82 | 82 | 82 |
| 13 | Primary SDRAM Width | 10 | 08 | 08 | 08 |
| 14 | Error Checking SDRAM Width | 00 | 00 | 08 | 00 |
| 15 | Not used | 00 | 00 | 00 | 00 |
| 16 | Burst Length Supported | 0C | 0C | 0C | 0C |
| 17 | Number of Banks on SDRAM Device | 04 | 04 | 04 | 04 |
| 18 | Supported CAS Latencies | 38 | 38 | 38 | 38 |
| 19 | DIMM Mechanical Characteristics | 00 | 00 | 00 | 01 |
| 20 | DIMM Type Information | 02 | 02 | 02 | 02 |
| 21 | DIMM Attributes | 00 | 00 | 00 | 00 |
| 22 | Component Attributes | 01 | 01 | 01 | 03 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type | | HYS64T16000HU-3.7-A | HYS64T32001HU-3.7-A | HYS72T32000HU-3.7-A | HYS64T64020HU-3.7-A |
|--------------------|--|---------------------|---------------------|---------------------|---------------------|
| Organization | | 128MB | 256MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×64 |
| | | 1 Rank (×16) | 1 Rank (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-4200U-444 | PC2-4200U-444 | PC2-4200E-444 | PC2-4200U-444 |
| JEDEC SPD Revision | | Rev. 1.1 | Rev. 1.1 | Rev. 1.1 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 23 | $t_{CK} @ CL_{MAX} -1$ (Byte 18) [ns] | 3D | 3D | 3D | 3D |
| 24 | t_{AC} SDRAM @ $CL_{MAX} -1$ [ns] | 50 | 50 | 50 | 50 |
| 25 | $t_{CK} @ CL_{MAX} -2$ (Byte 18) [ns] | 50 | 50 | 50 | 50 |
| 26 | t_{AC} SDRAM @ $CL_{MAX} -2$ [ns] | 60 | 60 | 60 | 60 |
| 27 | $t_{RP.MIN}$ [ns] | 3C | 3C | 3C | 3C |
| 28 | $t_{RRD.MIN}$ [ns] | 28 | 1E | 1E | 1E |
| 29 | $t_{RCD.MIN}$ [ns] | 3C | 3C | 3C | 3C |
| 30 | $t_{RAS.MIN}$ [ns] | 2D | 2D | 2D | 2D |
| 31 | Module Density per Rank | 20 | 40 | 40 | 40 |
| 32 | $t_{AS.MIN}$ and $t_{CS.MIN}$ [ns] | 25 | 25 | 25 | 25 |
| 33 | $t_{AH.MIN}$ and $t_{CH.MIN}$ [ns] | 37 | 37 | 37 | 37 |
| 34 | $t_{DS.MIN}$ [ns] | 10 | 10 | 10 | 10 |
| 35 | $t_{DH.MIN}$ [ns] | 22 | 22 | 22 | 22 |
| 36 | $t_{WR.MIN}$ [ns] | 3C | 3C | 3C | 3C |
| 37 | $t_{WTR.MIN}$ [ns] | 1E | 1E | 1E | 1E |
| 38 | $t_{RTP.MIN}$ [ns] | 1E | 1E | 1E | 1E |
| 39 | Analysis Characteristics | 00 | 00 | 00 | 00 |
| 40 | t_{RC} and t_{RFC} Extension | 00 | 00 | 00 | 00 |
| 41 | $t_{RC.MIN}$ [ns] | 3C | 3C | 3C | 3C |
| 42 | $t_{RFC.MIN}$ [ns] | 4B | 4B | 4B | 4B |
| 43 | $t_{CK.MAX}$ [ns] | 80 | 80 | 80 | 80 |
| 44 | $t_{DQSQ.MAX}$ [ns] | 1E | 1E | 1E | 1E |
| 45 | $t_{QHS.MAX}$ [ns] | 28 | 28 | 28 | 28 |
| 46 | PLL Relock Time | 00 | 00 | 00 | 00 |
| 47 | $T_{CASE.MAX}$ Delta / ΔT_{4R4W} Delta | 56 | 55 | 55 | 55 |
| 48 | Psi(T-A) DRAM | 7A | 82 | 82 | 82 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type | | HYS64T16000HU-3.7-A | HYS64T32001HU-3.7-A | HYS72T32000HU-3.7-A | HYS64T64020HU-3.7-A |
|--------------------|--|---------------------|---------------------|---------------------|---------------------|
| Organization | | 128MB | 256MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×64 |
| | | 1 Rank (×16) | 1 Rank (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-4200U-444 | PC2-4200U-444 | PC2-4200E-444 | PC2-4200U-444 |
| JEDEC SPD Revision | | Rev. 1.1 | Rev. 1.1 | Rev. 1.1 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 49 | ΔT_0 (DT0) | 33 | 37 | 37 | 37 |
| 50 | ΔT_{2N} (DT2N, UDIMM) or ΔT_{2Q} (DT2Q, RDIMM) | 29 | 2B | 2B | 2B |
| 51 | ΔT_{2P} (DT2P) | 1F | 21 | 21 | 21 |
| 52 | ΔT_{3N} (DT3N) | 1B | 1D | 1D | 1D |
| 53 | $\Delta T_{3P.fast}$ (DT3P fast) | 25 | 28 | 28 | 28 |
| 54 | $\Delta T_{3P.slow}$ (DT3P slow) | 13 | 14 | 14 | 14 |
| 55 | ΔT_{4R} (DT4R) / ΔT_{4R4W} Sign (DT4R4W) | 2E | 2C | 2C | 2C |
| 56 | ΔT_{5B} (DT5B) | 14 | 15 | 15 | 15 |
| 57 | ΔT_7 (DT7) | 23 | 21 | 21 | 21 |
| 58 | Psi(ca) PLL | 00 | 00 | 00 | 00 |
| 59 | Psi(ca) REG | 00 | 00 | 00 | 00 |
| 60 | ΔT_{PLL} (DTPLL) | 00 | 00 | 00 | 00 |
| 61 | ΔT_{REG} (DTREG) / Toggle Rate | 00 | 00 | 00 | 00 |
| 62 | SPD Revision | 11 | 11 | 11 | 12 |
| 63 | Checksum of Bytes 0-62 | 46 | 67 | 79 | 6C |
| 64 | Manufacturer's JEDEC ID Code (1) | 7F | 7F | 7F | 7F |
| 65 | Manufacturer's JEDEC ID Code (2) | 7F | 7F | 7F | 7F |
| 66 | Manufacturer's JEDEC ID Code (3) | 7F | 7F | 7F | 7F |
| 67 | Manufacturer's JEDEC ID Code (4) | 7F | 7F | 7F | 7F |
| 68 | Manufacturer's JEDEC ID Code (5) | 7F | 7F | 7F | 7F |
| 69 | Manufacturer's JEDEC ID Code (6) | 51 | 51 | 51 | 51 |
| 70 | Manufacturer's JEDEC ID Code (7) | 00 | 00 | 00 | 00 |
| 71 | Manufacturer's JEDEC ID Code (8) | 00 | 00 | 00 | 00 |
| 72 | Module Manufacturer Location | xx | xx | xx | xx |
| 73 | Product Type, Char 1 | 36 | 36 | 37 | 36 |
| 74 | Product Type, Char 2 | 34 | 34 | 32 | 34 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type | | HYS64T16000HU-3.7-A | HYS64T32001HU-3.7-A | HYS72T32000HU-3.7-A | HYS64T64020HU-3.7-A |
|--------------------|--------------------------------|---------------------|---------------------|---------------------|---------------------|
| Organization | | 128MB | 256MB | 256MB | 512MB |
| | | ×64 | ×64 | ×72 | ×64 |
| | | 1 Rank (×16) | 1 Rank (×8) | 1 Rank (×8) | 2 Ranks (×8) |
| Label Code | | PC2-4200U-444 | PC2-4200U-444 | PC2-4200E-444 | PC2-4200U-444 |
| JEDEC SPD Revision | | Rev. 1.1 | Rev. 1.1 | Rev. 1.1 | Rev. 1.2 |
| Byte# | Description | HEX | HEX | HEX | HEX |
| 75 | Product Type, Char 3 | 54 | 54 | 54 | 54 |
| 76 | Product Type, Char 4 | 31 | 33 | 33 | 36 |
| 77 | Product Type, Char 5 | 36 | 32 | 32 | 34 |
| 78 | Product Type, Char 6 | 30 | 30 | 30 | 30 |
| 79 | Product Type, Char 7 | 30 | 30 | 30 | 32 |
| 80 | Product Type, Char 8 | 30 | 31 | 30 | 30 |
| 81 | Product Type, Char 9 | 48 | 48 | 48 | 48 |
| 82 | Product Type, Char 10 | 55 | 55 | 55 | 55 |
| 83 | Product Type, Char 11 | 33 | 33 | 33 | 33 |
| 84 | Product Type, Char 12 | 2E | 2E | 2E | 2E |
| 85 | Product Type, Char 13 | 37 | 37 | 37 | 37 |
| 86 | Product Type, Char 14 | 41 | 41 | 41 | 41 |
| 87 | Product Type, Char 15 | 20 | 20 | 20 | 20 |
| 88 | Product Type, Char 16 | 20 | 20 | 20 | 20 |
| 89 | Product Type, Char 17 | 20 | 20 | 20 | 20 |
| 90 | Product Type, Char 18 | 20 | 20 | 20 | 20 |
| 91 | Module Revision Code | 4x | 4x | 4x | 2x |
| 92 | Test Program Revision Code | xx | xx | xx | xx |
| 93 | Module Manufacturing Date Year | xx | xx | xx | xx |
| 94 | Module Manufacturing Date Week | xx | xx | xx | xx |
| 95 - 98 | Module Serial Number | xx | xx | xx | xx |
| 99 - 127 | Not used | 00 | 00 | 00 | 00 |
| 128 - 255 | Blank for customer use | FF | FF | FF | FF |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

TABLE 32
SPD Codes for PC2-3200[U/E]-333

| Product Type | | HYS64T16000HU-5-A | HYS64T32001HU-5-A | HYS72T32000HU-5-A |
|--------------------|--|-------------------|-------------------|-------------------|
| Organization | | 128MB | 256MB | 256MB |
| | | ×64 | ×64 | ×72 |
| | | 1 Rank (×16) | 1 Rank (×8) | 1 Rank (×8) |
| Label Code | | PC2-3200U-333 | PC2-3200U-333 | PC2-3200E-333 |
| JEDEC SPD Revision | | Rev. 1.1 | Rev. 1.1 | Rev. 1.1 |
| Byte# | Description | HEX | HEX | HEX |
| 0 | Programmed SPD Bytes in EEPROM | 80 | 80 | 80 |
| 1 | Total number of Bytes in EEPROM | 08 | 08 | 08 |
| 2 | Memory Type (DDR2) | 08 | 08 | 08 |
| 3 | Number of Row Addresses | 0D | 0D | 0D |
| 4 | Number of Column Addresses | 09 | 0A | 0A |
| 5 | DIMM Rank and Stacking Information | 60 | 60 | 60 |
| 6 | Data Width | 40 | 40 | 48 |
| 7 | Not used | 00 | 00 | 00 |
| 8 | Interface Voltage Level | 05 | 05 | 05 |
| 9 | $t_{CK} @ CL_{MAX}$ (Byte 18) [ns] | 50 | 50 | 50 |
| 10 | t_{AC} SDRAM @ CL_{MAX} (Byte 18) [ns] | 60 | 60 | 60 |
| 11 | Error Correction Support (non-ECC, ECC) | 00 | 00 | 02 |
| 12 | Refresh Rate and Type | 82 | 82 | 82 |
| 13 | Primary SDRAM Width | 10 | 08 | 08 |
| 14 | Error Checking SDRAM Width | 00 | 00 | 08 |
| 15 | Not used | 00 | 00 | 00 |
| 16 | Burst Length Supported | 0C | 0C | 0C |
| 17 | Number of Banks on SDRAM Device | 04 | 04 | 04 |
| 18 | Supported CAS Latencies | 38 | 38 | 38 |
| 19 | DIMM Mechanical Characteristics | 00 | 00 | 00 |
| 20 | DIMM Type Information | 02 | 02 | 02 |
| 21 | DIMM Attributes | 00 | 00 | 00 |
| 22 | Component Attributes | 01 | 01 | 01 |
| 23 | $t_{CK} @ CL_{MAX} -1$ (Byte 18) [ns] | 50 | 50 | 50 |
| 24 | t_{AC} SDRAM @ $CL_{MAX} -1$ [ns] | 60 | 60 | 60 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Product Type | | HYS64T16000HU-5-A | HYS64T32001HU-5-A | HYS72T32000HU-5-A |
|--------------------|--|-------------------|-------------------|-------------------|
| Organization | | 128MB | 256MB | 256MB |
| | | ×64 | ×64 | ×72 |
| | | 1 Rank (×16) | 1 Rank (×8) | 1 Rank (×8) |
| Label Code | | PC2-3200U-333 | PC2-3200U-333 | PC2-3200E-333 |
| JEDEC SPD Revision | | Rev. 1.1 | Rev. 1.1 | Rev. 1.1 |
| Byte# | Description | HEX | HEX | HEX |
| 25 | $t_{CK} @ CL_{MAX} -2$ (Byte 18) [ns] | 50 | 50 | 50 |
| 26 | t_{AC} SDRAM @ $CL_{MAX} -2$ [ns] | 60 | 60 | 60 |
| 27 | $t_{RP.MIN}$ [ns] | 3C | 3C | 3C |
| 28 | $t_{RRD.MIN}$ [ns] | 28 | 1E | 1E |
| 29 | $t_{RCD.MIN}$ [ns] | 3C | 3C | 3C |
| 30 | $t_{RAS.MIN}$ [ns] | 28 | 28 | 28 |
| 31 | Module Density per Rank | 20 | 40 | 40 |
| 32 | $t_{AS.MIN}$ and $t_{CS.MIN}$ [ns] | 35 | 35 | 35 |
| 33 | $t_{AH.MIN}$ and $t_{CH.MIN}$ [ns] | 47 | 47 | 47 |
| 34 | $t_{DS.MIN}$ [ns] | 15 | 15 | 15 |
| 35 | $t_{DH.MIN}$ [ns] | 27 | 27 | 27 |
| 36 | $t_{WR.MIN}$ [ns] | 3C | 3C | 3C |
| 37 | $t_{WTR.MIN}$ [ns] | 28 | 28 | 28 |
| 38 | $t_{RTP.MIN}$ [ns] | 1E | 1E | 1E |
| 39 | Analysis Characteristics | 00 | 00 | 00 |
| 40 | t_{RC} and t_{RFC} Extension | 00 | 00 | 00 |
| 41 | $t_{RC.MIN}$ [ns] | 37 | 37 | 37 |
| 42 | $t_{RFC.MIN}$ [ns] | 4B | 4B | 4B |
| 43 | $t_{CK.MAX}$ [ns] | 80 | 80 | 80 |
| 44 | $t_{DQSQ.MAX}$ [ns] | 23 | 23 | 23 |
| 45 | $t_{QHS.MAX}$ [ns] | 2D | 2D | 2D |
| 46 | PLL Relock Time | 00 | 00 | 00 |
| 47 | $T_{CASE.MAX}$ Delta / ΔT_{4R4W} Delta | 56 | 53 | 53 |
| 48 | Psi(T-A) DRAM | 7A | 82 | 82 |
| 49 | ΔT_0 (DT0) | 2B | 2F | 2F |
| 50 | ΔT_{2N} (DT2N, UDIMM) or ΔT_{2Q} (DT2Q, RDIMM) | 20 | 23 | 23 |
| 51 | ΔT_{2P} (DT2P) | 1F | 21 | 21 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| | | | | |
|---------------------------|--|--------------------------|--------------------------|--------------------------|
| Product Type | | HYS64T16000HU-5-A | HYS64T32001HU-5-A | HYS72T32000HU-5-A |
| Organization | | 128MB | 256MB | 256MB |
| | | ×64 | ×64 | ×72 |
| | | 1 Rank (×16) | 1 Rank (×8) | 1 Rank (×8) |
| Label Code | | PC2-3200U-333 | PC2-3200U-333 | PC2-3200E-333 |
| JEDEC SPD Revision | | Rev. 1.1 | Rev. 1.1 | Rev. 1.1 |
| Byte# | Description | HEX | HEX | HEX |
| 52 | ΔT_{3N} (DT3N) | 17 | 19 | 19 |
| 53 | $\Delta T_{3P.fast}$ (DT3P fast) | 1E | 20 | 20 |
| 54 | $\Delta T_{3P.slow}$ (DT3P slow) | 13 | 14 | 14 |
| 55 | ΔT_{4R} (DT4R) / ΔT_{4R4W} Sign (DT4R4W) | 28 | 26 | 26 |
| 56 | ΔT_{5B} (DT5B) | 13 | 14 | 14 |
| 57 | ΔT_7 (DT7) | 20 | 1F | 1F |
| 58 | Psi(ca) PLL | 00 | 00 | 00 |
| 59 | Psi(ca) REG | 00 | 00 | 00 |
| 60 | ΔT_{PLL} (DTPLL) | 00 | 00 | 00 |
| 61 | ΔT_{REG} (DTREG) / Toggle Rate | 00 | 00 | 00 |
| 62 | SPD Revision | 11 | 11 | 11 |
| 63 | Checksum of Bytes 0-62 | 9A | BA | CC |
| 64 | Manufacturer's JEDEC ID Code (1) | 7F | 7F | 7F |
| 65 | Manufacturer's JEDEC ID Code (2) | 7F | 7F | 7F |
| 66 | Manufacturer's JEDEC ID Code (3) | 7F | 7F | 7F |
| 67 | Manufacturer's JEDEC ID Code (4) | 7F | 7F | 7F |
| 68 | Manufacturer's JEDEC ID Code (5) | 7F | 7F | 7F |
| 69 | Manufacturer's JEDEC ID Code (6) | 51 | 51 | 51 |
| 70 | Manufacturer's JEDEC ID Code (7) | 00 | 00 | 00 |
| 71 | Manufacturer's JEDEC ID Code (8) | 00 | 00 | 00 |
| 72 | Module Manufacturer Location | xx | xx | xx |
| 73 | Product Type, Char 1 | 36 | 36 | 37 |
| 74 | Product Type, Char 2 | 34 | 34 | 32 |
| 75 | Product Type, Char 3 | 54 | 54 | 54 |
| 76 | Product Type, Char 4 | 31 | 33 | 33 |
| 77 | Product Type, Char 5 | 36 | 32 | 32 |
| 78 | Product Type, Char 6 | 30 | 30 | 30 |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules


| | | | | |
|---------------------------|--------------------------------|--------------------------|--------------------------|--------------------------|
| Product Type | | HYS64T16000HU-5-A | HYS64T32001HU-5-A | HYS72T32000HU-5-A |
| Organization | | 128MB | 256MB | 256MB |
| | | ×64 | ×64 | ×72 |
| | | 1 Rank (×16) | 1 Rank (×8) | 1 Rank (×8) |
| Label Code | | PC2-3200U-333 | PC2-3200U-333 | PC2-3200E-333 |
| JEDEC SPD Revision | | Rev. 1.1 | Rev. 1.1 | Rev. 1.1 |
| Byte# | Description | HEX | HEX | HEX |
| 79 | Product Type, Char 7 | 30 | 30 | 30 |
| 80 | Product Type, Char 8 | 30 | 31 | 30 |
| 81 | Product Type, Char 9 | 48 | 48 | 48 |
| 82 | Product Type, Char 10 | 55 | 55 | 55 |
| 83 | Product Type, Char 11 | 35 | 35 | 35 |
| 84 | Product Type, Char 12 | 41 | 41 | 41 |
| 85 | Product Type, Char 13 | 20 | 20 | 20 |
| 86 | Product Type, Char 14 | 20 | 20 | 20 |
| 87 | Product Type, Char 15 | 20 | 20 | 20 |
| 88 | Product Type, Char 16 | 20 | 20 | 20 |
| 89 | Product Type, Char 17 | 20 | 20 | 20 |
| 90 | Product Type, Char 18 | 20 | 20 | 20 |
| 91 | Module Revision Code | 4x | 4x | 4x |
| 92 | Test Program Revision Code | xx | xx | xx |
| 93 | Module Manufacturing Date Year | xx | xx | xx |
| 94 | Module Manufacturing Date Week | xx | xx | xx |
| 95 - 98 | Module Serial Number | xx | xx | xx |
| 99 - 127 | Not used | 00 | 00 | 00 |
| 128 - 255 | Blank for customer use | FF | FF | FF |



5 Package Outlines

This chapter contains the package outlines of the products.

FIGURE 6
Package Outline Raw Card A L-DIM-240-1




Notes

1. Drawing according to ISO 8015
2. Dimensions in mm
3. General tolerances +/- 0.15



FIGURE 7
Package Outline Raw Card C L-DIM-240-3




Notes

1. Drawing according to ISO 8015
2. Dimensions in mm
3. General tolerances +/- 0.15



FIGURE 8
Package Outline Raw Card D L-DIM-240-8




Notes

1. Drawing according to ISO 8015
2. Dimensions in mm
3. General tolerances +/- 0.15



FIGURE 9
Package Outline Raw Card E L-DIM-240-9




Notes

1. Drawing according to ISO 8015
2. Dimensions in mm
3. General tolerances +/- 0.15



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

FIGURE 10
Package Outline Raw Card F L-DIM-240-6




Notes

1. Drawing according to ISO 8015
2. Dimensions in mm
3. General tolerances +/- 0.15



FIGURE 11
Package Outline Raw Card G L-DIM-240-7



Notes

- 1. Drawing according to ISO 8015
- 2. Dimensions in mm
- 3. General tolerances +/- 0.15



6 Product Type Nomenclature

Qimonda’s nomenclature uses simple coding combined with some proprietary coding. **Table 33** provides examples for module and component product type number as well as the field number. The detailed field description together with possible values and coding explanation is listed for modules in **Table 34** and for components in **Table 35**.

TABLE 33

Nomenclature Fields and Examples

| Example for | Field Number | | | | | | | | | | |
|-------------|--------------|----|---|--------|----|---|---|---|---|----|----|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| Micro-DIMM | HYS | 64 | T | 64/128 | 0 | 2 | 0 | K | M | -5 | -A |
| DDR2 DRAM | HYB | 18 | T | 512/1G | 16 | | 0 | A | C | -5 | |

TABLE 34

DDR2 DIMM Nomenclature

| Field | Description | Values | Coding |
|-------|--|---------|----------------|
| 1 | Qimonda Module Prefix | HYS | Constant |
| 2 | Module Data Width [bit] | 64 | Non-ECC |
| | | 72 | ECC |
| 3 | DRAM Technology | T | DDR2 |
| 4 | Memory Density per I/O [Mbit]; Module Density ¹⁾ | 32 | 256 MByte |
| | | 64 | 512 MByte |
| | | 128 | 1 GByte |
| | | 256 | 2 GByte |
| | | 512 | 4 GByte |
| 5 | Raw Card Generation | 0 .. 9 | Look up table |
| 6 | Number of Module Ranks | 0, 2, 4 | 1, 2, 4 |
| 7 | Product Variations | 0 .. 9 | Look up table |
| 8 | Package, Lead-Free Status | A .. Z | Look up table |
| 9 | Module Type | D | SO-DIMM |
| | | M | Micro-DIMM |
| | | R | Registered |
| | | U | Unbuffered |
| | | F | Fully Buffered |



HYS[64/72]T[16/32/64]0xxHU-[2.5/..5]-A
Unbuffered DDR2 SDRAM Modules

| Field | Description | Values | Coding |
|-------|--------------|--------|----------------|
| 10 | Speed Grade | -2.5F | PC2-6400 5-5-5 |
| | | -2.5 | PC2-6400 6-6-6 |
| | | -3 | PC2-5300 4-4-4 |
| | | -3S | PC2-5300 5-5-5 |
| | | -3.7 | PC2-4200 4-4-4 |
| | | -5 | PC2-3200 3-3-3 |
| 11 | Die Revision | -A | First |
| | | -B | Second |

1) Multiplying “Memory Density per I/O” with “Module Data Width” and dividing by 8 for Non-ECC and 9 for ECC modules gives the overall module memory density in MBytes as listed in column “Coding”.

TABLE 35
DDR2 DRAM Nomenclature

| Field | Description | Values | Coding |
|-------|---------------------------|--------|-----------------------|
| 1 | Qimonda Component Prefix | HYB | Constant |
| 2 | Interface Voltage [V] | 18 | SSTL_18 |
| 3 | DRAM Technology | T | DDR2 |
| 4 | Component Density [Mbit] | 256 | 256 Mbit |
| | | 512 | 512 Mbit |
| | | 1G | 1 Gbit |
| | | 2G | 2 Gbit |
| 5+6 | Number of I/Os | 40 | ×4 |
| | | 80 | ×8 |
| | | 16 | ×16 |
| 7 | Product Variations | 0 .. 9 | Look up table |
| 8 | Die Revision | A | First |
| | | B | Second |
| 9 | Package, Lead-Free Status | C | FBGA, lead-containing |
| | | F | FBGA, lead-free |
| 10 | Speed Grade | -25F | DDR2-800 5-5-5 |
| | | -2.5 | DDR2-800 6-6-6 |
| | | -3 | DDR2-667 4-4-4 |
| | | -3S | DDR2-667 5-5-5 |
| | | -3.7 | DDR2-533 4-4-4 |
| | | -5 | DDR2-400 3-3-3 |



Table of Contents

| | | |
|----------|---|-----------|
| 1 | Overview | 3 |
| 1.1 | Features | 3 |
| 1.2 | Description | 4 |
| 2 | Pin Configuration | 6 |
| 3 | Electrical Characteristics | 15 |
| 3.1 | Absolute Maximum Ratings | 15 |
| 3.2 | DC Operating Conditions | 16 |
| 3.3 | Timing Characteristics | 17 |
| 3.3.1 | Speed Grade Definitions | 17 |
| 3.3.2 | Component AC Timing Parameters | 20 |
| 3.3.3 | ODT AC Electrical Characteristics | 32 |
| 3.4 | I _{DD} Specifications and Conditions | 34 |
| 4 | SPD Codes | 39 |
| 5 | Package Outlines | 64 |
| 6 | Product Type Nomenclature | 70 |
| | Table of Contents | 72 |

Edition 2006-11
Published by Qimonda AG
Gustav-Heinemann-Ring 212
D-81739 München, Germany
© Qimonda AG 2006.
All Rights Reserved.

Legal Disclaimer

The information given in this Internet Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.