



Dual Low Power, 8-/10-/12-/14-Bit TxDAC Digital-to-Analog Converters

Data Sheet

AD9114/AD9115/AD9116/AD9117

FEATURES

Power dissipation @ 3.3 V, 20 mA output

191 mW @ 10 MSPS

232 mW @ 125 MSPS

Sleep mode: <3 mW @ 3.3 V

Supply voltage: 1.8 V to 3.3 V

SFDR to Nyquist

86 dBc @ 1 MHz output

85 dBc @ 10 MHz output

AD9117 NSD @ 1 MHz output, 125 MSPS, 20 mA: -162 dBc/Hz

Differential current outputs: 2 mA to 20 mA

2 on-chip auxiliary DACs

CMOS inputs with single-port operation

Output common mode: adjustable 0 V to 1.2 V

Small footprint 40-lead LFCSP RoHS-compliant package

APPLICATIONS

Wireless infrastructures

Picocell, femtocell base stations

Medical instrumentation

Ultrasound transducer excitation

Portable instrumentation

Signal generators, arbitrary waveform generators

GENERAL DESCRIPTION

The AD9114/AD9115/AD9116/AD9117 are pin-compatible dual, 8-/10-/12-/14-bit, low power digital-to-analog converters (DACs) that provide a sample rate of 125 MSPS. These TxDAC® converters are optimized for the transmit signal path of communication systems. All the devices share the same interface, package, and pinout, providing an upward or downward component selection path based on performance, resolution, and cost.

The AD9114/AD9115/AD9116/AD9117 offer exceptional ac and dc performance and support update rates up to 125 MSPS.

The flexible power supply operating range of 1.8 V to 3.3 V and low power dissipation of the AD9114/AD9115/AD9116/AD9117 make them well suited for portable and low power applications.

PRODUCT HIGHLIGHTS

1. Low Power. DACs operate on a single 1.8 V to 3.3 V supply; total power consumption reduces to 225 mW at 100 MSPS. Sleep and power-down modes are provided for low power idle periods.
2. CMOS Clock Input. High speed, single-ended CMOS clock input supports a 125 MSPS conversion rate.
3. Easy Interfacing to Other Components. Adjustable output common mode from 0 V to 1.2 V allows for easy interfacing to other components that accept common-mode levels greater than 0 V.

Rev. D

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2008–2017 Analog Devices, Inc. All rights reserved.
[Technical Support](#) www.analog.com

TABLE OF CONTENTS

Features	1	SPI Register Descriptions	36
Applications	1	Digital Interface Operation	40
General Description	1	Digital Data Latching and Retimer Section	41
Product Highlights	1	Estimating the Overall DAC Pipeline Delay	42
Revision History	3	Reference Operation	43
Functional Block Diagram	4	Reference Control Amplifier	43
Specifications	5	DAC Transfer Function	43
DC Specifications	5	Analog Output	44
Digital Specifications	7	Self-Calibration	44
AC Specifications	8	Coarse Gain Adjustment	45
Absolute Maximum Ratings	9	Using the Internal Termination Resistors	46
Thermal Resistance	9	Applications Information	47
ESD Caution	9	Output Configurations	47
Pin Configurations and Function Descriptions	10	Differential Coupling Using a Transformer	47
Typical Performance Characteristics	18	Single-Ended Buffered Output Using an Op Amp	47
Terminology	31	Differential Buffered Output Using an Op Amp	48
Theory of Operation	32	Auxiliary DACs	48
Serial Peripheral Interface (SPI)	33	DAC-to-Modulator Interfacing	49
General Operation of the Serial Interface	33	Correcting for Nonideal Performance of Quadrature	
Instruction Byte	33	Modulators on the IF-to-RF Conversion	49
Serial Interface Port Pin Descriptions	33	I/Q Channel Gain Matching	49
MSB/LSB Transfers	34	LO Feedthrough Compensation	50
Serial Port Operation	34	Results of Gain and Offset Correction	50
Pin Mode	34	Outline Dimensions	51
SPI Register Map	35	Ordering Guide	52

REVISION HISTORY**12/2017—Rev. C to Rev. D**

Changes to Figure 94	41
Changes to Estimating the Overall DAC Pipeline Delay Section ..	42
Updated Outline Dimensions.....	51
Changes to Ordering Guide.....	52

3/2013—Rev. B to Rev. C

Change to Features Section.....	1
Change to Endnote 1, Table 1.....	6
Changes to Figure 86 and Figure 88	34
Change to Table 13.....	35
Change to Version Register Description, Table 14	39
Changes to Table 17 and Reference Control Amplifier Section	43
Changes to Using the Internal Termination Resistors Section	46
Changes to Single-Ended Buffered Output Using an Op Amp Section	47
Changes to Differential Buffered Output Using an Op Amp Section	48
Updated Outline Dimensions.....	51

5/2012—Rev. A to Rev. B


Changes to Table 1	5
Changes to Table 2	7
Changes to Table 3 and Table 4	8
Changes to Theory of Operation Section	32
Changes to SCLK—Serial Clock Section	33
Changes to Pin Mode Section.....	34
Changes to Table 14	37
Changes to Self-Calibration Section.....	44
Deleted Modifying the Evaluation Board to Use the ADL5370 On-Board Quadrature Modulator Section.....	51
Deleted Evaluation Board Schematics and Artwork Section and Figure 111 to Figure 133, Renumbered Sequentially.....	52
Updated Outline Dimensions.....	51
Changes to Ordering Guide.....	52
Deleted Bill of Materials Section and Table 18.....	75

3/2009—Rev. 0 to Rev. A

Changes to Product Title and General Description Section	1
Changes to Figure 1	4
Changed $I_{OUTFS} = 2\text{ mA}$ to $I_{XOUTFS} = 20\text{ mA}$	5
Changes to Table 1	6
Changed $I_{OUTFS} = 2\text{ mA}$ to $I_{XOUTFS} = 20\text{ mA}$	7
Changes to Table 2	7
Changed DVDDIO = 1.8 V to DVDDIO = 3.3 V, Table 3 and CVDD = 3.3 V to CVDD = 1.8 V, Table 4	8
Changes to Table 5 and Table 6	9
Changes to Table 7	10
Changes to Table 8	12
Changes to Table 9	14
Changes to Table 10	16
Changes to Typical Performance Characteristics Section	18
Changes to Theory of Operation Section and Figure 84	32
Added Figure 85 to Figure 88; Renumbered Sequentially	34
Changes to Table 13	35
Changes to Table 14	36
Changes to Digital Interface Operation Section and Figure 89, Figure 90, Figure 91, Figure 92, and Figure 93.....	40
Changes to Figure 94, Digital Data Latching Section, and Retimer Section	41
Added Reference Operation Section, Reference Control Amplifier Section, DAC Transfer Function Section, Figure 96, and Table 17.....	43
Added Analog Output Section	44
Changes to Auxiliary DACs Section.....	48
Changes to DAC to Modulator Interfacing Section, Figure 107, and Figure 108	49
Added Figure 111 to Figure 133.....	52
Added Table 18.....	75

8/2008—Revision 0: Initial Version

FUNCTIONAL BLOCK DIAGRAM



07466-001

Figure 1.

SPECIFICATIONS

DC SPECIFICATIONS

T_{MIN} to T_{MAX} , AVDD = 3.3 V, DVDD = 1.8 V, DVDDIO = 3.3 V, CVDD = 3.3 V, I_{XOUTFS} = 20 mA, maximum sample rate, unless otherwise noted.

Table 1.

Parameter	AD9114			AD9115			AD9116			AD9117			Unit
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION	8			10			12			14			Bits
ACCURACY, AVDD = DVDDIO = CVDD = 3.3 V													
Differential Nonlinearity (DNL)													
Precalibration	±0.02			±0.06			±0.4			±1.4			LSB
Postcalibration	±0.02			±0.04			±0.2			±0.6			LSB
Integral Nonlinearity (INL)													
Precalibration	±0.03			±0.19			±0.68			±1.2			LSB
Postcalibration	±0.03			±0.07			±0.42			±0.6			LSB
ACCURACY, AVDD = DVDDIO = CVDD = 1.8 V													
Differential Nonlinearity (DNL)													
Precalibration	±0.02			±0.08			±0.5			±1.8			LSB
Postcalibration	±0.01			±0.06			±0.2			±1.0			LSB
Integral Nonlinearity (INL)													
Precalibration	±0.04			±0.2			±0.5			±1.8			LSB
Postcalibration	±0.02			±0.1			±0.3			±1.1			LSB
MAIN DAC OUTPUTS													
Offset Error	−1		+1	−1		+1	−1		+1	−1		+1	mV
Gain Error Internal Reference	−2		+2	−2		+2	−2		+2	−2		+2	% of FSR
Full-Scale Output Current ¹													
AVDD = 3.3 V	2	8	20	2	8	20	2	8	20	2	8	20	mA
AVDD = 1.8 V	2		8	2		8	2		8	2		8	mA
Output Common-Mode Level (8 mA CMLx Pin)	−0.5	0	+1.2	−0.5	0	+1.2	−0.5	0	+1.2	−0.5	0	+1.2	V
Output Compliance Range													
AVDD = 3.3 V, 8 mA Output													
Common Mode Level = −0.5	−0.9		−0.1	−0.9		−0.1	−0.9		−0.1	−0.9		−0.1	V
Common Mode Level = 0	−0.4		+0.4	−0.4		+0.4	−0.4		+0.4	−0.4		+0.4	V
Common Mode Level = +1.2	0.8		1.5	0.8		1.5	0.8		1.5	0.8		1.5	V
Output Resistance	200			200			200			200			MΩ
Crosstalk, Q DAC to I DAC (f _{OUT} = 30 MHz)	95			95			95			95			dB
Crosstalk, Q DAC to I DAC (f _{OUT} = 60 MHz)	76			76			76			76			dB
MAIN DAC TEMPERATURE DRIFT													
Offset	0			0			0			0			ppm/°C
Gain	±40			±40			±40			±40			ppm/°C
Reference Voltage	±25			±25			±25			±25			ppm/°C

Parameter	AD9114			AD9115			AD9116			AD9117			Unit
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
AUXDAC OUTPUTS													
Resolution		10			10			10			10		Bits
Full-Scale Output Current (Current Sourcing Mode)		125			125			125			125		μA
Voltage Output Mode													
Output Compliance Range (Sourcing 1 mA)	V _{SS}		V _{DD} − 0.25	V _{SS}		V _{DD} − 0.25	V _{SS}		V _{DD} − 0.25	V _{SS}		V _{DD} − 0.25	V
Output Compliance Range (Sinking 1 mA)	V _{SS} + 0.25		V _{DD}	V _{SS} + 0.25		V _{DD}	V _{SS} + 0.25		V _{DD}	V _{SS} + 0.25		V _{DD}	V
Output Resistance in Current Output Mode AV _{SS} to 1 V		1			1			1			1		MΩ
AUXDAC Monotonicity Guaranteed		10			10			10			10		Bits
REFERENCE OUTPUT													
Internal Reference Voltage	0.98	1.025	1.08	0.98	1.025	1.08	0.98	1.025	1.08	0.98	1.025	1.08	V
Output Resistance		10			10			10			10		kΩ
REFERENCE INPUT													
Voltage Compliance													
AVDD = 3.3 V	0.1		1.25	0.1		1.25	0.1		1.25	0.1		1.25	V
AVDD = 1.8 V	0.1		1.0	0.1		1.0	0.1		1.0	0.1		1.0	V
Input Resistance External Reference Mode		1			1			1			1		MΩ
DAC MATCHING													
Gain Matching	−1		+1	−1		+1	−1		+1	−1		+1	% of FSR
ANALOG SUPPLY VOLTAGES													
AVDD	1.7		3.5	1.7		3.5	1.7		3.5	1.7		3.5	V
CVDD	1.7		3.5	1.7		3.5	1.7		3.5	1.7		3.5	V
DIGITAL SUPPLY VOLTAGES													
DVDD	1.7		1.9	1.7		1.9	1.7		1.9	1.7		1.9	V
DVDDIO	1.7		3.5	1.7		3.5	1.7		3.5	1.7		3.5	V
POWER CONSUMPTION, AVDD = DVDDIO = CVDD = 3.3 V													
f _{DAC} = 125 MSPS, IF = 12.5 MHz		220			220			220			220		mW
I _{AVDD}		55			55			55			55		mA
I _{DVDD} + I _{DVDDIO}		10			10			10			10		mA
I _{CVDD}		3			3			3			3		mA
Power-Down Mode with Clock		8.5			8.5			8.5			8.5		mW
Power-Down Mode No Clock		3			3			3			3		mW
Power Supply Rejection Ratio		−0.009			−0.009			−0.009			−0.009		% FSR/V
POWER CONSUMPTION, AVDD = DVDDIO = CVDD = 1.8 V													
f _{DAC} = 125 MSPS, IF = 12.5 MHz		58			58			58			58		mW
I _{AVDD}		24			24			24			24		mA
I _{DVDD} + I _{DVDDIO}		8			8			8			8		mA
I _{CVDD}		2			2			2			2		mA
Power-Down Mode with Clock		12			12			12			12		mW
Power-Down Mode No Clock		850			850			850			850		μW
Power Supply Rejection Ratio		−0.007			−0.007			−0.007			−0.007		% FSR/V
OPERATING RANGE													
	−40	+25	+85	−40	+25	+85	−40	+25	+85	−40	+25	+85	°C

¹ Based on a 1.6 k Ω external resistor for 20 mA full-scale current.

DIGITAL SPECIFICATIONS

T_{MIN} to T_{MAX} , AVDD = 3.3 V, DVDD = 1.8 V, DVDDIO = 3.3 V, CVDD = 3.3 V, I_{XOUTFS} = 20 mA, maximum sample rate, unless otherwise noted.

Table 2.

Parameter	Min	Typ	Max	Unit
DAC CLOCK INPUT (CLKIN)				
V_{IH}	2.1	3		V
V_{IL}		0	0.9	V
Maximum Clock Rate			125	MSPS
SERIAL PERIPHERAL INTERFACE				
Maximum Clock Rate (SCLK)		25		MHz
Minimum Pulse Width High		20		ns
Minimum Pulse Width Low		20		ns
Minimum SDIO and to SCLK Setup, t_{DS}		10		ns
Minimum SCLK to SDIO Hold, t_{DH}		5		ns
Maximum SCLK to Valid SDIO, t_{DV}		20		ns
Minimum SCLK to Invalid SDIO, t_{DNV}		5		ns
INPUT DATA				
1.8 V Q Channel or DCLKIO Falling Edge				
Setup		0.25		ns
Hold		1.2		ns
1.8 V I Channel or DCLKIO Rising Edge				
Setup		0.13		ns
Hold		1.1		ns
3.3 V Q Channel or DCLKIO Falling Edge				
Setup		-0.2		ns
Hold		1.5		ns
3.3 V I Channel or DCLKIO Rising Edge				
Setup		-0.2		ns
Hold		1.6		ns
DVDDIO = 3.3 V				
V_{IH}	2.1	3		V
V_{IL}		0	0.9	V
DVDDIO = 1.8 V				
V_{IH}	1.2	1.8		V
V_{IL}		0	0.5	V

AC SPECIFICATIONS

T_{MIN} to T_{MAX} , AVDD = 3.3 V, DVDD = 1.8 V, DVDDIO = 3.3 V, CVDD = 3.3 V, I_{XOUTFS} = 20 mA, maximum sample rate, unless otherwise noted.

Table 3.

Parameter	AD9114			AD9115			AD9116			AD9117			Unit
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
DYNAMIC PERFORMANCE													
Output Settling Time (t _{ST}) to 0.1%		11.5			11.5			11.5			11.5		ns
Output Rise Time (10% to 90%)		0.27			0.27			0.27			0.27		ns
Output Fall Time (90% to 10%)		0.27			0.27			0.27			0.27		ns
Output Noise (I _{OUTFS} = 20mA)		1471			465			117			37		pA/√Hz
SPURIOUS FREE DYNAMIC RANGE (SFDR)													
f _{DAC} = 125 MSPS, f _{OUT} = 10 MHz		76			85			85			85		dBc
f _{DAC} = 125 MSPS, f _{OUT} = 50 MHz		55			55			55			55		dBc
TWO TONE INTERMODULATION DISTORTION (IMD)													
f _{DAC} = 125 MSPS, f _{OUT} = 10 MHz		81			81			81			82		dBc
f _{DAC} = 125 MSPS, f _{OUT} = 50 MHz		60			60			60			61		dBc
NOISE SPECTRAL DENSITY (NSD), EIGHT-TONE, 500 kHz TONE SPACING													
f _{DAC} = 125 MSPS, f _{OUT} = 1 MHz		−131			−141			−153			−163		dBc/Hz
f _{DAC} = 125 MSPS, f _{OUT} = 10 MHz		−132			−143			−153			−157		dBc/Hz
f _{DAC} = 125 MSPS, f _{OUT} = 50 MHz		−128			−138			−146			−149		dBc/Hz
W-CDMA ADJACENT CHANNEL LEAKAGE RATIO (ACLR), SINGLE CARRIER													
f _{DAC} = 61.44 MSPS, f _{OUT} = 20 MHz		−78			−78			−78			−78		dBc
f _{DAC} = 122.88 MSPS, f _{OUT} = 30 MHz		−80			−80			−80			−80		dBc

T_{MIN} to T_{MAX} , AVDD = 1.8 V, DVDD = 1.8 V, DVDDIO = 1.8 V, CVDD = 1.8 V, I_{XOUTFS} = 8 mA, maximum sample rate, unless otherwise noted.

Table 4.

Parameter	AD9114			AD9115			AD9116			AD9117			Unit
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
SPURIOUS FREE DYNAMIC RANGE (SFDR)													
f _{DAC} = 125 MSPS, f _{OUT} = 10 MHz		73			76			76			76		dBc
f _{DAC} = 125 MSPS, f _{OUT} = 50 MHz		48			48			48			48		dBc
TWO TONE INTERMODULATION DISTORTION (IMD)													
f _{DAC} = 125 MSPS, f _{OUT} = 10 MHz		76			76			76			76		dBc
f _{DAC} = 125 MSPS, f _{OUT} = 50 MHz		50			50			50			50		dBc
NOISE SPECTRAL DENSITY (NSD), EIGHT-TONE, 500 kHz TONE SPACING													
f _{DAC} = 125 MSPS, f _{OUT} = 1 MHz		−131			−143			−152			−158		dBc/Hz
f _{DAC} = 125 MSPS, f _{OUT} = 10 MHz		−132			−143			−151			−152		dBc/Hz
f _{DAC} = 125 MSPS, f _{OUT} = 50 MHz		−128			−138			−140			−141		dBc/Hz
W-CDMA ADJACENT CHANNEL LEAKAGE RATIO (ACLR), SINGLE CARRIER													
f _{DAC} = 61.44 MSPS, f _{OUT} = 20 MHz		−69			−69			−69			−69		dBc
f _{DAC} = 122.88 MSPS, f _{OUT} = 30 MHz		−72			−72			−72			−72		dBc

ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
AVDD, DVDDIO, CVDD to AVSS, DVSS, CVSS	−0.3 V to +3.9 V
DVDD to DVSS	−0.3 V to +2.1 V
AVSS to DVSS, CVSS	−0.3 V to +0.3 V
DVSS to AVSS, CVSS	−0.3 V to +0.3 V
CVSS to AVSS, DVSS	−0.3 V to +0.3 V
REFIO, FSADJQ, FSADJI, CMLQ, CMLI to AVSS	−0.3 V to AVDD + 0.3 V
QOUTP, QOUTN, IOUTP, IOUTN, RLQP, RLQN, RLIP, RLIN to AVSS	−1.0 V to AVDD + 0.3 V
DBn ¹ (MSB) to D0 (LSB), $\overline{CS}$, SCLK, SDIO, RESET to DVSS	−0.3 V to DVDDIO + 0.3 V
CLKIN to CVSS	−0.3 V to CVDD + 0.3 V
Junction Temperature	125°C
Storage Temperature Range	−65°C to +150°C

¹ n stands for 7 for the AD9114, 9 for the AD9115, 11 for the AD9116, and 13 for the AD9117.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Table 6.

Package Type	θ_{JA}	θ_{JB} ¹	θ_{JC} ¹	Unit
40-Lead LFCSP (with No Airflow Movement)	29.8	19.0	3.4	°C/W

¹ These calculations are intended to represent the thermal performance of the indicated packages using a JEDEC multilayer test board. Do not assume the same level of thermal performance in actual applications without a careful inspection of the conditions in the application to determine that they are similar to those assumed in these calculations.


ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NOTES

1. NC = NO CONNECT
2. THE EXPOSED PAD IS CONNECTED TO AVSS AND MUST BE SOLDERED TO THE GROUND PLANE. EXPOSED METAL AT PACKAGE CORNERS IS CONNECTED TO THIS PAD.


07486-005

Figure 2. AD9114 Pin Configuration

Table 7. AD9114 Pin Function Descriptions

Pin No.	Mnemonic	Description
1 to 4	DB[5:2]	Digital Inputs.
5	DVDDIO	Digital I/O Supply Voltage Input (1.8 V to 3.3 V Nominal).
6	DVSS	Digital Common.
7	DVDD	Digital Core Supply Voltage Output (1.8 V). Strap DVDD to DVDDIO at 1.8 V. If DVDDIO > 1.8 V, bypass DVDD with a 1.0 μ F capacitor; however, do not otherwise connect it. The LDO should not drive external loads.
8	DB1	Digital Inputs
9	DB0 (LSB)	Digital Input (LSB).
10 to 15	NC	No Connect. These pins are not connected to the chip.
16	DCLKIO	Data Input/Output Clock. Clock used to qualify input data.
17	CVDD	Sampling Clock Supply Voltage Input (1.8 V to 3.3 V). CVDD must be $\geq$ DVDD.
18	CLKIN	LVC MOS Sampling Clock Input.
19	CVSS	Sampling Clock Supply Voltage Common.
20	CMLQ	Q DAC Output Common-Mode Level. When the internal on-chip (QR_{CML}) is enabled, this pin is connected to the on-chip QR_{CML} resistor. It is recommended to leave this pin unconnected. When the internal on-chip (QR_{CML}) is disabled, this pin is the common-mode load for Q DAC and must be connected to AVSS through a resistor, see the Using the Internal Termination Resistors section. Recommended value for this external resistor is 0 Ω .
21	RLQN	Load Resistor (62.5 Ω) to the CMLQ Pin. For the internal load resistor to be used, this pin should be tied to QOUTN externally.
22	QOUTN	Complementary Q DAC Current Output. Full-scale current is sourced when all data bits are 0s.
23	QOUTP	Q DAC Current Output. Full-scale current is sourced when all data bits are 1s.
24	RLQP	Load Resistor (62.5 Ω) to the CMLQ Pin. For the internal load resistor to be used, this pin should be tied to QOUTP externally.
25	AVSS	Analog Common.
26	AVDD	Analog Supply Voltage Input (1.8 V to 3.3 V).
27	RLIP	Load Resistor (62.5 Ω) to the CMLI Pin. For the internal load resistor to be used, this pin should be tied to IOUTP externally.
28	IOUTP	I DAC Current Output. Full-scale current is sourced when all data bits are 1s.

Pin No.	Mnemonic	Description
29	IOUTN	Complementary I DAC Current Output. Full-scale current is sourced when all data bits are 0s.
30	RLIN	Load Resistor (62.5 Ω) to the CMLI Pin. For the internal load resistor to be used, this pin should be tied to IOUTN externally.
31	CMLI	I DAC Output Common-Mode Level. When the internal on-chip (IR_{CML}) is enabled, this pin is connected to the on-chip IR_{CML} resistor. It is recommended to leave this pin unconnected. When the internal on-chip (IR_{CML}) is disabled, this pin is the common-mode load for I DAC and must be connected to AVSS through a resistor, see the Using the Internal Termination Resistors section. Recommended value for this external resistor is 0 Ω .
32	FSADJQ/AUXQ	Full-Scale Current Output Adjust (FSADJQ). When the internal on chip (QR_{SET}) is disabled, this pin is the full-scale current output adjust for Q DAC and must be connected to AVSS through a resistor, see the Theory of Operation section. Nominal value for this external resistor is 4 k Ω for 8 mA output current.
33	FSADJI/AUXI	Auxiliary Q DAC Output (AUXQ). When the internal on-chip (QR_{SET}) is enabled, this pin is the auxiliary Q DAC output. Full-Scale Current Output Adjust (FSADJI). When the internal on-chip (IR_{SET}) is disabled, this pin is the full-scale current output adjust for I DAC and must be connected to AVSS through a resistor, see the Theory of Operation section. Nominal value for this external resistor is 4 k Ω for 8 mA output current.
34	REFIO	Auxiliary I DAC Output (AUXI). When the internal on-chip (IR_{SET}) is enabled, it is the auxiliary I DAC output. Reference Input/Output. Serves as a reference input when the internal reference is disabled. Provides a 1.0 V reference output when in internal reference mode (a 0.1 μ F capacitor to AVSS is required).
35	RESET/PINMD	This pin defines the operation mode of the part. A logic low (pull-down to DVSS) sets the part in SPI mode. Pulse RESET high to reset the SPI registers to their default values.
36	SCLK/CLKMD	A logic high (pull-up to DVDDIO) puts the device into pin mode (PINMD). Clock Input for Serial Port (SCLK). In SPI mode, this pin is the clock input for the serial port.
37	SDIO/FORMAT	Clock Mode (CLKMD). In pin mode, CLKMD determines the phase of the internal retiming clock. When $DCLKIO = CLKIN$, tie it to 0. When $DCLKIO \neq CLKIN$, pulse 0 to 1 to edge trigger the internal retimer, see the Retimer section. Serial Port Input/Output (SDIO). In SPI mode, this pin is the bidirectional data line for the serial port.
38	$\overline{CS}$ /PWRDN	Format Pin (FORMAT). In pin mode, FORMAT determines the data format of digital data. A logic low (pull-down to DVSS) selects the binary input data format. A logic high (pull-up to DVDDIO) selects the twos complement input data format. Active Low Chip Select ($\overline{CS}$). In SPI mode, this pin serves as the active low chip select.
39	DB7 (MSB)	Power-Down (PWRDN). In pin mode, a logic high (pull-up to DVDDIO) powers down the device, except for the SPI port.
40	DB6	Digital Input (MSB).
	EP (EPAD)	Digital Input.
		The exposed pad is connected to AVSS and must be soldered to the ground plane. Exposed metal at the package corners is connected to this pad.



- NOTES
1. NC = NO CONNECT
 2. THE EXPOSED PAD IS CONNECTED TO AVSS AND MUST BE SOLDERED TO THE GROUND PLANE. EXPOSED METAL AT PACKAGE CORNERS IS CONNECTED TO THIS PAD.


07466-004

Figure 3. AD9115 Pin Configuration

Table 8. AD9115 Pin Function Description

Pin No.	Mnemonic	Description
1 to 4	DB[7:4]	Digital Inputs.
5	DVDDIO	Digital I/O Supply Voltage Input (1.8 V to 3.3 V Nominal).
6	DVSS	Digital Common.
7	DVDD	Digital Core Supply Voltage Output (1.8 V). Strap DVDD to DVDDIO at 1.8 V. If DVDDIO > 1.8 V, bypass DVDD with a 1.0 μ F capacitor; however, do not otherwise connect it. The LDO should not drive external loads.
8 to 10	DB[3:1]	Digital Inputs.
11	DB0 (LSB)	Digital Input (LSB).
12 to 15	NC	No Connect. These pins are not connected to the chip.
16	DCLKIO	Data Input/Output Clock. Clock used to qualify input data.
17	CVDD	Sampling Clock Supply Voltage Input (1.8 V to 3.3 V). CVDD must be $\geq$ DVDD.
18	CLKIN	LVC MOS Sampling Clock Input.
19	CVSS	Sampling Clock Supply Voltage Common.
20	CMLQ	Q DAC Output Common-Mode Level. When the internal on-chip ($Q_{R_{CML}}$) is enabled, this pin is connected to the on-chip $Q_{R_{CML}}$ resistor. It is recommended to leave this pin unconnected. When the internal on-chip ($Q_{R_{CML}}$) is disabled, this pin is the common-mode load for Q DAC and must be connected to AVSS through a resistor, see the Using the Internal Termination Resistors section. Recommended value for this external resistor is 0 Ω .
21	RLQN	Load Resistor (62.5 Ω) to the CMLQ Pin. For the internal load resistor to be used, this pin should be tied to QOUTN externally.
22	QOUTN	Complementary Q DAC Current Output. Full-scale current is sourced when all data bits are 0s.
23	QOUTP	Q DAC Current Output. Full-scale current is sourced when all data bits are 1s.
24	RLQP	Load Resistor (62.5 Ω) to the CMLQ Pin. For the internal load resistor to be used, this pin should be tied to QOUTP externally.
25	AVSS	Analog Common.
26	AVDD	Analog Supply Voltage Input (1.8 V to 3.3 V).
27	RLIP	Load Resistor (62.5 Ω) to the CMLI Pin. For the internal load resistor to be used, this pin should be tied to IOUTP externally.
28	IOUTP	I DAC Current Output. Full-scale current is sourced when all data bits are 1s.
29	IOUTN	Complementary I DAC Current Output. Full-scale current is sourced when all data bits are 0s.
30	RLIN	Load Resistor (62.5 Ω) to the CMLI Pin. For the internal load resistor to be used, this pin should be tied to IOUTN externally.

Pin No.	Mnemonic	Description
31	CMLI	I DAC Output Common-Mode Level. When the internal on-chip (IR_{CML}) is enabled, this pin is connected to the on-chip IR_{CML} resistor. It is recommended to leave this pin unconnected. When the internal on-chip (IR_{CML}) is disabled, this pin is the common-mode load for I DAC and must be connected to AVSS through a resistor, see the Using the Internal Termination Resistors section. Recommended value for this external resistor is $0\ \Omega$.
32	FSADJQ/AUXQ	Full-Scale Current Output Adjust (FSADJQ). When the internal on chip (QR_{SET}) is disabled, this pin is the full-scale current output adjust for Q DAC and must be connected to AVSS through a resistor, see the Theory of Operation section. Nominal value for this external resistor is $4\ k\Omega$ for 8 mA output current. Auxiliary Q DAC Output (AUXQ). When the internal on-chip (QR_{SET}) is enabled, this pin is the auxiliary Q DAC output.
33	FSADJI/AUXI	Full-Scale Current Output Adjust (FSADJI). When the internal on-chip (IR_{SET}) is disabled, this pin is the full-scale current output adjust for I DAC and must be connected to AVSS through a resistor, see the Theory of Operation section. Nominal value for this external resistor is $4\ k\Omega$ for 8 mA output current. Auxiliary I DAC Output (AUXI). When the internal on-chip (IR_{SET}) is enabled, it is the auxiliary I DAC output.
34	REFIO	Reference Input/Output. Serves as a reference input when the internal reference is disabled. Provides a 1.0 V reference output when in internal reference mode (a $0.1\ \mu F$ capacitor to AVSS is required).
35	RESET/PINMD	This pin defines the operation mode of the part. A logic low (pull-down to DVSS) sets the part in SPI mode. Pulse RESET high to reset the SPI registers to their default values. A logic high (pull-up to DVDDIO) puts the device into pin mode (PINMD).
36	SCLK/CLKMD	Clock Input for Serial Port (SCLK). In SPI mode, this pin is the clock input for the serial port. Clock Mode (CLKMD). In pin mode, CLKMD determines the phase of the internal retiming clock. When $DCLKIO = CLKIN$, tie it to 0. When $DCLKIO \neq CLKIN$, pulse 0 to 1 to edge trigger the internal retime, see the Retimer section.
37	SDIO/FORMAT	Serial Port Input/Output (SDIO). In SPI mode, this pin is the bidirectional data line for the serial port. Format Pin (FORMAT). In pin mode, FORMAT determines the data format of digital data. A logic low (pull-down to DVSS) selects the binary input data format. A logic high (pull-up to DVDDIO) selects the twos complement input data format.
38	$\overline{CS}$ /PWRDN	Active Low Chip Select ($\overline{CS}$). In SPI mode, this pin serves as the active low chip select. Power-Down (PWRDN). In pin mode, a logic high (pull-up to DVDDIO) powers down the device, except for the SPI port.
39	DB9 (MSB)	Digital Input (MSB).
40	DB82 EP (EPAD)	Digital Input. The exposed pad is connected to AVSS and must be soldered to the ground plane. Exposed metal at the package corners is connected to this pad.



- NOTES
1. NC = NO CONNECT
 2. THE EXPOSED PAD IS CONNECTED TO AVSS AND MUST BE SOLDERED TO THE GROUND PLANE. EXPOSED METAL AT PACKAGE CORNERS IS CONNECTED TO THIS PAD.


07466-003

Figure 4. AD9116 Pin Configuration

Table 9. AD9116 Pin Function Descriptions

Pin No.	Mnemonic	Description
1 to 4	DB[9:6]	Digital Inputs.
5	DVDDIO	Digital I/O Supply Voltage Input (1.8 V to 3.3 V Nominal).
6	DVSS	Digital Common.
7	DVDD	Digital Core Supply Voltage Output (1.8 V). Strap DVDD to DVDDIO at 1.8 V. If DVDDIO > 1.8 V, bypass DVDD with a 1.0 μ F capacitor; however, do not otherwise connect it. The LDO should not drive external loads.
8 to 12	DB[5:1]	Digital Inputs.
13	DB0 (LSB)	Digital Input (LSB).
14, 15	NC	No Connect. These pins are not connected to the chip.
16	DCLKIO	Data Input/Output Clock. Clock used to qualify input data.
17	CVDD	Sampling Clock Supply Voltage Input (1.8 V to 3.3 V). CVDD must be $\geq$ DVDD.
18	CLKIN	LVC MOS Sampling Clock Input.
19	CVSS	Sampling Clock Supply Voltage Common.
20	CMLQ	Q DAC Output Common-Mode Level. When the internal on-chip (QR_{CML}) is enabled, this pin is connected to the on-chip QR_{CML} resistor. It is recommended to leave this pin unconnected. When the internal on-chip (QR_{CML}) is disabled, this pin is the common-mode load for Q DAC and must be connected to AVSS through a resistor, see the Using the Internal Termination Resistors section. Recommended value for this external resistor is 0 Ω .
21	RLQN	Load Resistor (62.5 Ω) to the CMLQ Pin. For the internal load resistor to be used, this pin should be tied to QOUTN externally.
22	QOUTN	Complementary Q DAC Current Output. Full-scale current is sourced when all data bits are 0s.
23	QOUTP	Q DAC Current Output. Full-scale current is sourced when all data bits are 1s.
24	RLQP	Load Resistor (62.5 Ω) to the CMLQ Pin. For the internal load resistor to be used, this pin should be tied to QOUTP externally.
25	AVSS	Analog Common.
26	AVDD	Analog Supply Voltage Input (1.8 V to 3.3 V).
27	RLIP	Load Resistor (62.5 Ω) to the CMLI Pin. For the internal load resistor to be used, this pin should be tied to IOUTP externally.
28	IOUTP	I DAC Current Output. Full-scale current is sourced when all data bits are 1s.
29	IOUTN	Complementary I DAC Current Output. Full-scale current is sourced when all data bits are 0s.
30	RLIN	Load Resistor (62.5 Ω) to the CMLI Pin. For the internal load resistor to be used, this pin should be tied to IOUTN externally.

Pin No.	Mnemonic	Description
31	CMLI	I DAC Output Common-Mode Level. When the internal on-chip (IR_{CML}) is enabled, this pin is connected to the on-chip IR_{CML} resistor. It is recommended to leave this pin unconnected. When the internal on-chip (IR_{CML}) is disabled, this pin is the common mode load for I DAC and must be connected to AVSS through a resistor, see the Using the Internal Termination Resistors section. Recommended value for this external resistor is $0\ \Omega$.
32	FSADJQ/AUXQ	Full-Scale Current Output Adjust (FSADJQ). When the internal on chip (QR_{SET}) is disabled, this pin is the full-scale current output adjust for Q DAC and must be connected to AVSS through a resistor, see the Theory of Operation section. Nominal value for this external resistor is $4\ k\Omega$ for 8 mA output current. Auxiliary Q DAC Output (AUXQ). When the internal on-chip (QR_{SET}) is enabled, this pin is the auxiliary Q DAC output.
33	FSADJI/AUXI	Full-Scale Current Output Adjust (FSADJI). When the internal on-chip (IR_{SET}) is disabled, this pin is the full-scale current output adjust for I DAC and must be connected to AVSS through a resistor, see the Theory of Operation section. Nominal value for this external resistor is $4\ k\Omega$ for 8 mA output current. Auxiliary I DAC Output (AUXI). When the internal on-chip (IR_{SET}) is enabled, it is the auxiliary I DAC output.
34	REFIO	Reference Input/Output. Serves as a reference input when the internal reference is disabled. Provides a 1.0 V reference output when in internal reference mode (a $0.1\ \mu F$ capacitor to AVSS is required).
35	RESET/PINMD	This pin defines the operation mode of the part. A logic low (pull-down to DVSS) sets the part in SPI mode. Pulse RESET high to reset the SPI registers to their default values. A logic high (pull-up to DVDDIO) puts the device into pin mode (PINMD).
36	SCLK/CLKMD	Clock Input for Serial Port (SCLK). In SPI mode, this pin is the clock input for the serial port. Clock Mode (CLKMD). In pin mode, CLKMD determines the phase of the internal retiming clock. When $DCLKIO = CLKIN$, tie it to 0. When $DCLKIO \neq CLKIN$, pulse 0 to 1 to edge trigger the internal retime, see the Retimer section.
37	SDIO/FORMAT	Serial Port Input/Output (SDIO). In SPI mode, this pin is the bidirectional data line for the serial port. Format Pin (FORMAT). In pin mode, FORMAT determines the data format of digital data. A logic low (pull-down to DVSS) selects the binary input data format. A logic high (pull-up to DVDDIO) selects the twos complement input data format.
38	$\overline{CS}$ /PWRDN	Active Low Chip Select ($\overline{CS}$). In SPI mode, this pin serves as the active low chip select. Power-Down (PWRDN). In pin mode, a logic high (pull-up to DVDDIO) powers down the device, except for the SPI port.
39	DB11 (MSB)	Digital Input (MSB).
40	DB10 EP (EPAD)	Digital Input. The exposed pad is connected to AVSS and must be soldered to the ground plane. Exposed metal at the package corners is connected to this pad.



NOTES
 1. THE EXPOSED PAD IS CONNECTED TO AVSS AND MUST BE SOLDERED TO THE GROUND PLANE. EXPOSED METAL AT PACKAGE CORNERS IS CONNECTED TO THIS PAD.

07465-002

Figure 5. AD9117 Pin Configuration

Table 10. AD9117 Pin Function Descriptions

Pin No.	Mnemonic	Description
1 to 4	DB[11:8]	Digital Inputs.
5	DVDDIO	Digital I/O Supply Voltage Input (1.8 V to 3.3 V Nominal).
6	DVSS	Digital Common.
7	DVDD	Digital Core Supply Voltage Output (1.8 V). Strap DVDD to DVDDIO at 1.8 V. If DVDDIO > 1.8 V, bypass DVDD with a 1.0 μ F capacitor; however, do not otherwise connect it. The LDO should not drive external loads.
8 to 14	DB[7:1]	Digital Inputs.
15	DB0 (LSB)	Digital Input (LSB).
16	DCLKIO	Data Input/Output Clock. Clock used to qualify input data.
17	CVDD	Sampling Clock Supply Voltage Input (1.8 V to 3.3 V). CVDD must be $\geq$ DVDD.
18	CLKIN	LVC MOS Sampling Clock Input.
19	CVSS	Sampling Clock Supply Voltage Common.
20	CMLQ	Q DAC Output Common-Mode Level. When the internal on-chip (QR_{CML}) is enabled, this pin is connected to the on-chip QR_{CML} resistor. It is recommended to leave this pin unconnected. When the internal on-chip (QR_{CML}) is disabled, this pin is the common-mode load for Q DAC and must be connected to AVSS through a resistor, see the Using the Internal Termination Resistors section. Recommended value for this external resistor is 0 Ω .
21	RLQN	Load Resistor (62.5 Ω) to the CMLQ Pin. For the internal load resistor to be used, this pin should be tied to QOUTN externally.
22	QOUTN	Complementary Q DAC Current Output. Full-scale current is sourced when all data bits are 0s.
23	QOUTP	Q DAC Current Output. Full-scale current is sourced when all data bits are 1s.
24	RLQP	Load Resistor (62.5 Ω) to the CMLQ Pin. For the internal load resistor to be used, this pin should be tied to QOUTP externally.
25	AVSS	Analog Common.
26	AVDD	Analog Supply Voltage Input (1.8 V to 3.3 V).
27	RLIP	Load Resistor (62.5 Ω) to the CMLI Pin. For the internal load resistor to be used, this pin should be tied to IOUTP externally.
28	IOUTP	I DAC Current Output. Full-scale current is sourced when all data bits are 1s.
29	IOUTN	Complementary I DAC Current Output. Full-scale current is sourced when all data bits are 0s.
30	RLIN	Load Resistor (62.5 Ω) to the CMLI Pin. For the internal load resistor to be used, this pin should be tied to IOUTN externally.

Pin No.	Mnemonic	Description
31	CMLI	I DAC Output Common-Mode Level. When the internal on-chip (IR_{CML}) is enabled, this pin is connected to the on-chip IR_{CML} resistor. It is recommended to leave this pin unconnected. When the internal on-chip (IR_{CML}) is disabled, this pin is the common-mode load for I DAC and must be connected to AVSS through a resistor, see the Using the Internal Termination Resistors section. Recommended value for this external resistor is $0\ \Omega$.
32	FSADJQ/AUXQ	Full-Scale Current Output Adjust (FSADJQ). When the internal on chip (QR_{SET}) is disabled, this pin is the full-scale current output adjust for Q DAC and must be connected to AVSS through a resistor, see the Theory of Operation section. Nominal value for this external resistor is $4\ k\Omega$ for 8 mA output current.
33	FSADJI/AUXI	Auxiliary Q DAC Output (AUXQ). When the internal on-chip (QR_{SET}) is enabled, this pin is the auxiliary Q DAC output. Full-Scale Current Output Adjust (FSADJI). When the internal on-chip (IR_{SET}) is disabled, this pin is the full-scale current output adjust for I DAC and must be connected to AVSS through a resistor, see the Theory of Operation section. Nominal value for this external resistor is $4\ k\Omega$ for 8 mA output current.
34	REFIO	Auxiliary I DAC Output (AUXI). When the internal on-chip (IR_{SET}) is enabled, it is the auxiliary I DAC output. Reference Input/Output. Serves as a reference input when the internal reference is disabled. Provides a 1.0 V reference output when in internal reference mode (a $0.1\ \mu F$ capacitor to AVSS is required).
35	RESET/PINMD	This pin defines the operation mode of the part. A logic low (pull-down to DVSS) sets the part in SPI mode. Pulse RESET high to reset the SPI registers to their default values.
36	SCLK/CLKMD	A logic high (pull-up to DVDDIO) puts the device into pin mode (PINMD). Clock Input for Serial Port (SCLK). In SPI mode, this pin is the clock input for the serial port.
37	SDIO/FORMAT	Clock Mode (CLKMD). In pin mode, CLKMD determines the phase of the internal retiming clock. When $DCLKIO = CLKIN$, tie it to 0. When $DCLKIO \neq CLKIN$, pulse 0 to 1 to edge trigger the internal retime, see the Retimer section.
38	$\overline{CS}$ /PWRDN	Serial Port Input/Output (SDIO). In SPI mode, this pin is the bidirectional data line for the serial port. Format Pin (FORMAT). In pin mode, FORMAT determines the data format of digital data. A logic low (pull-down to DVSS) selects the binary input data format. A logic high (pull-up to DVDDIO) selects the twos complement input data format.
39	DB13 (MSB)	Active Low Chip Select ($\overline{CS}$). In SPI mode, this pin serves as the active low chip select.
40	DB12	Power-Down (PWRDN). In pin mode, a logic high (pull-up to DVDDIO) powers down the device, except for the SPI port.
	EP (EPAD)	Digital Input (MSB). Digital Input. The exposed pad is connected to AVSS and must be soldered to the ground plane. Exposed metal at the package corners is connected to this pad.

TYPICAL PERFORMANCE CHARACTERISTICS

AVDD, DVDD, DVDDIO, CVDD = 1.8 V, I_{KOUTFS} = 8 mA, maximum sample rate (125 MSPS), unless otherwise noted.




Figure 6. AD9117 Precalibration INL at 1.8 V, 8 mA (DVDD = 1.8 V)




Figure 9. AD9117 Postcalibration INL at 1.8 V, 8 mA (DVDD = 1.8 V)




Figure 7. AD9117 Precalibration DNL at 1.8 V, 8 mA (DVDD = 1.8 V)




Figure 10. AD9117 Postcalibration DNL at 1.8 V, 8 mA (DVDD = 1.8 V)




Figure 8. AD9117 Precalibration INL at 3.3 V, 20 mA (DVDD = 1.8 V)




Figure 11. AD9117 Postcalibration INL at 3.3 V, 20 mA (DVDD = 1.8 V)




Figure 12. AD9117 Precalibration DNL at 3.3 V, 20 mA

07466-012




Figure 15. AD9117 Postcalibration DNL at 3.3 V, 20 mA

07466-015




Figure 13. AD9116 Precalibration INL at 1.8 V, 8 mA

07466-013




Figure 16. AD9116 Postcalibration INL at 1.8 V, 8 mA

07466-016




Figure 14. AD9116 Precalibration DNL at 1.8 V, 8 mA

07466-014




Figure 17. AD9116 Postcalibration DNL at 1.8 V, 8 mA

07466-017




Figure 18. AD9116 Precalibration INL at 3.3 V, 20 mA




Figure 21. AD9116 Postcalibration INL at 3.3 V, 20 mA




Figure 19. AD9116 Precalibration DNL at 3.3 V, 20 mA




Figure 22. AD9116 Postcalibration DNL at 3.3 V, 20 mA




Figure 20. AD9115 Precalibration INL at 1.8 V, 8 mA




Figure 23. AD9115 Postcalibration INL at 1.8 V, 8 mA




Figure 24. AD9115 Precalibration DNL at 1.8 V, 8 mA




Figure 27. AD9115 Postcalibration DNL at 1.8 V, 8 mA




Figure 25. AD9115 Precalibration INL at 3.3 V, 20 mA




Figure 28. AD9115 Postcalibration INL at 3.3 V, 20 mA




Figure 26. AD9115 Precalibration DNL at 3.3 V, 20 mA




Figure 29. AD9115 Postcalibration DNL at 3.3 V, 20 mA




Figure 30. AD9114 Precalibration INL at 1.8 V, 8 mA




Figure 33. AD9114 Postcalibration INL at 1.8 V, 8 mA




Figure 31. AD9114 Precalibration DNL at 1.8 V, 8 mA




Figure 34. AD9114 Postcalibration DNL at 1.8 V, 8 mA




Figure 32. AD9114 Precalibration INL at 3.3 V, 20 mA




Figure 35. AD9114 Postcalibration INL at 3.3 V, 20 mA




Figure 36. AD9114 Precalibration DNL at 3.3 V, 20 mA








Figure 39. AD9114 Postcalibration DNL at 3.3 V, 20 mA

Figure 37. NSD at 8 mA vs. f_{OUT} , 1.8 VFigure 40. NSD at 20 mA vs. f_{OUT} , 3.3 VFigure 38. AD9117 NSD at Three Temperatures 8 mA vs. f_{OUT} , 1.8 VFigure 41. AD9117 NSD at Three Temperatures 8 mA vs. f_{OUT} , 3.3 V




Figure 42. AD9117 NSD at Two Output Currents vs. f_{OUT} , 1.8 V




Figure 45. AD9117 NSD at Three Output Currents vs. f_{OUT} , 3.3 V




Figure 43. AD9117 Two Tone Spectrum at 1.8 V




Figure 46. AD9117 Two Tone Spectrum at 3.3 V




Figure 44. All IMD 8 mA vs. f_{OUT} , 1.8 V










Figure 47. All IMD 20 mA vs. f_{OUT} , 3.3 V

Figure 48. AD9117 IMD at Three Temperatures 8 mA vs. f_{OUT} , 1.8 VFigure 51. AD9117 IMD at Three Temperatures 20 mA vs. f_{OUT} , 3.3 VFigure 49. AD9117 IMD at Three Digital Signal Levels vs. f_{OUT} , 1.8 VFigure 52. AD9117 IMD at Three Digital Signal Levels vs. f_{OUT} , 3.3 VFigure 50. AD9117 IMD at Two Output Currents vs. f_{OUT} , 1.8 VFigure 53. AD9117 IMD at Three Output Currents vs. f_{OUT} , 3.3 V




Figure 54. AD9117 Singe Tone Spectrum, 1.8 V








Figure 57. AD9117 Singe Tone Spectrum, 3.3 V

Figure 55. SFDR at 8 mA vs. f_{OUT} , 1.8 VFigure 58. AD9117 SFDR at 20 mA vs. f_{OUT} , 3.3 VFigure 56. AD9117 SFDR at Three Temperatures 8 mA vs. f_{OUT} , 1.8 VFigure 59. AD9117 SFDR at Three Temperatures 8 mA vs. f_{OUT} , 3.3 V






Figure 60. AD9117 SFDR at Three Digital Signal Levels vs. f_{OUT} , 1.8 VFigure 63. AD9117 SFDR at Three Digital Signal Levels vs. f_{OUT} , 3.3 VFigure 61. AD9117 SFDR at Two Currents vs. f_{OUT} , 1.8 VFigure 64. AD9117 SFDR at Three Currents vs. f_{OUT} , 3.3 V

Figure 62. AD9117 ACLR One-Carrier, 1.8 V











Figure 65. AD9117 ACLR One-Carrier, 3.3 V

Figure 66. AD9117 One-Carrier W-CDMA First ACLR vs. f_{OUT} , 1.8 VFigure 69. AD9117 One-Carrier W-CDMA First ACLR vs. f_{OUT} , 3.3 VFigure 67. AD9117 One-Carrier W-CDMA Second ACLR vs. f_{OUT} , 1.8 VFigure 70. AD9117 One-Carrier W-CDMA Second ACLR vs. f_{OUT} , 3.3 VFigure 68. AD9117 One-Carrier W-CDMA Third ACLR vs. f_{OUT} , 1.8 VFigure 71. AD9117 One-Carrier W-CDMA Third ACLR vs. f_{OUT} , 3.3 V




CENTER 22.90MHz VBW 300kHz SPAN 38.84MHz
RES BW 30kHz SWEEP 126ms (601pts)

TOTAL CARRIER POWER -15.23dBm/7.87420MHz
REF CARRIER POWER -18.09dBm/4.03420MHz
RCC FILTER: OFF FILTER ALPHA 0.22

	OFFSET FREQ	INTEG BW	LOWER dBc	LOWER dBm	UPPER dBc	UPPER dBm	
1.	-18.09dBm	5.000MHz	3.840MHz	-72.11	-90.24	-71.97	-90.09
2.	-18.40dBm	10.00MHz	3.840MHz	-72.98	-91.10	-72.55	-90.68
		15.00MHz	3.840MHz	-69.93	-88.05	-72.30	-90.42

Figure 72. AD9117 ACLR Two-Carrier, 1.8 V



CENTER 22.90MHz VBW 300kHz SPAN 38.84MHz
RES BW 30kHz SWEEP 126ms (601pts)

TOTAL CARRIER POWER -15.23dBm/7.87420MHz
REF CARRIER POWER -18.09dBm/4.03420MHz
RCC FILTER: OFF FILTER ALPHA 0.22

	OFFSET FREQ	INTEG BW	LOWER dBc	LOWER dBm	UPPER dBc	UPPER dBm	
1.	-18.09dBm	5.000MHz	3.840MHz	-72.11	-90.24	-71.97	-90.09
2.	-18.40dBm	10.00MHz	3.840MHz	-72.98	-91.10	-72.55	-90.68
		15.00MHz	3.840MHz	-69.93	-88.05	-72.30	-90.42

Figure 75. AD9117 ACLR Two-Carrier, 3.3 V




Figure 73. AD9117 Two-Carrier W-CDMA First ACLR vs. f_{OUT} , 1.8 V




Figure 76. AD9117 Two-Carrier W-CDMA First ACLR vs. f_{OUT} , 3.3 V




Figure 74. AD9117 Two-Carrier W-CDMA Second ACLR vs. f_{OUT} , 1.8 V




Figure 77. AD9117 Two-Carrier W-CDMA Second ACLR vs. f_{OUT} , 3.3 V




Figure 78. AD9117 Two-Carrier W-CDMA Third ACLR vs. f_{OUT} , 1.8 VFigure 81. AD9117 Two-Carrier W-CDMA Third ACLR vs. f_{OUT} , 3.3 V

Figure 79. AD9114/AD9115/AD9116/AD9117 AUXDAC DNL






Figure 82. AD9114/AD9115/AD9116/AD9117 AUXDAC INL

Figure 80. AD9114/AD9115/AD9116/AD9117 Supply Current vs. f_{DAC} , 1.8 VFigure 83. AD9114/AD9115/AD9116/AD9117 Supply Current vs. f_{DAC} , 3.3 V

TERMINOLOGY

Linearity Error or Integral Nonlinearity (INL)

Linearity error is defined as the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero scale to full scale.

Differential Nonlinearity (DNL)

DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code.

Monotonicity

A DAC is monotonic if the output either increases or remains constant as the digital input increases.

Offset Error

Offset error is the deviation of the output current from the ideal of zero. For I_{OUTP} , the 0 mA output is expected when the inputs are all 0. For I_{OUTN} , the 0 mA output is expected when all inputs are set to 1.

Gain Error

Gain error is the difference between the actual and the ideal output span. The actual span is determined by the difference between the output when all inputs are set to 1 and the output when all inputs are set to 0.

Output Compliance Range

The output compliance range is the range of allowable voltage at the output of a current output DAC. Operation beyond the maximum compliance limits can cause either output stage saturation or breakdown, resulting in nonlinear performance.

Temperature Drift

Temperature drift is specified as the maximum change from the ambient value (25°C) to the value at either T_{MIN} or T_{MAX} . For offset and gain drift, the drift is reported in ppm of full-scale range per degree Celsius (ppm FSR/°C). For reference drift, the drift is reported in parts per million per degree Celsius (ppm/°C).

Power Supply Rejection

Power supply rejection is the maximum change in the full-scale output as the supplies are varied from minimum to maximum specified voltages.

Settling Time

Settling time is the time required for the output to reach and remain within a specified error band around its final value, measured from the start of the output transition.

Spurious Free Dynamic Range (SFDR)

SFDR is the difference, in decibels (dB), between the peak amplitude of the output signal and the peak spurious signal between dc and the frequency equal to half the input data rate.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured fundamental. It is expressed as a percentage (%) or in decibels (dB).

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the measured output signal to the rms sum of all other spectral components below the Nyquist frequency, excluding the first six harmonics and dc. The value for SNR is expressed in decibels (dB).

Adjacent Channel Leakage Ratio (ACLR)

ACLR is the ratio in decibels relative to the carrier (dBc) between the measured power within a channel relative to its adjacent channel.

Complex Image Rejection

In a traditional two-part upconversion, two images are created around the second IF frequency. These images have the effect of wasting transmitter power and system bandwidth. By placing the real part of a second complex modulator in series with the first complex modulator, either the upper or lower frequency image near the second IF can be rejected.

THEORY OF OPERATION




Figure 84. Simplified Block Diagram

Figure 84 shows a simplified block diagram of the AD9114/AD9115/AD9116/AD9117 that consists of two DACs, digital control logic, and a full-scale output current control. Each DAC contains a PMOS current source array capable of providing a maximum of 20 mA. The arrays are divided into 31 equal currents that make up the five most significant bits (MSBs). The next four bits, or middle bits, consist of 15 equal current sources whose value is 1/16 of an MSB current source. The remaining LSBs are binary weighted fractions of the current sources of the middle bits. Implementing the middle and lower bits with current sources, instead of an R-2R ladder, enhances its dynamic performance for multitone or low amplitude signals and helps maintain the high output impedance of the main DACs (that is, >200 MΩ).

The current sources are switched to one or the other of the two output nodes (I_{OUTP} or I_{OUTN}) via PMOS differential current switches. The switches are based on the architecture that was pioneered in the AD976x family, with further refinements to reduce distortion contributed by the switching transient. This switch architecture also reduces various timing errors and provides matching complementary drive signals to the inputs of the differential current switches.

The analog and digital I/O sections of the AD9114/AD9115/AD9116/AD9117 have separate power supply inputs (AVDD and DVDDIO) that can operate independently over a 1.8 V to 3.3 V range. The core digital section requires 1.8 V. An optional on-chip

LDO is provided for DVDDIO supplies greater than 1.8 V, or the 1.8 V can be supplied directly through DVDD. A 1.0 µF bypass capacitor at DVDD (Pin 7) is required when using the LDO.

The core is capable of operating at a rate of up to 125 MSPS. It consists of edge-triggered latches and the segment decoding logic circuitry. The analog section includes PMOS current sources, associated differential switches, a 1.0 V band gap voltage reference, and a reference control amplifier.

Each DAC full-scale output current is regulated by the reference control amplifier and can be set from 4 mA to 20 mA via an external resistor, xR_{SET} , connected to its full-scale adjust pin (FSADJx).

The external resistor, in combination with both the reference control amplifier and voltage reference, V_{REFIO} , sets the reference current, I_{XREF} , which is replicated to the segmented current sources with the proper scaling factor. The full-scale current, I_{XOUTFS} , is $32 \times I_{XREF}$.

Optional on-chip xR_{SET} resistors are provided that can be programmed between a nominal value of 1.6 kΩ to 8 kΩ (20 mA to 4 mA I_{XOUTFS} , respectively).

The AD9114/AD9115/AD9116/AD9117 provide the option of setting the output common mode to a value other than AGND via the output common-mode pin (CMLI and CMLQ). This facilitates directly interfacing the output of the AD9114/AD9115/AD9116/AD9117 to components that require common-mode levels greater than 0 V.

SERIAL PERIPHERAL INTERFACE (SPI)

The serial port of the AD9114/AD9115/AD9116/AD9117 is a flexible, synchronous serial communications port that allows easy interfacing to many industry-standard microcontrollers and microprocessors. The serial I/O is compatible with most synchronous transfer formats, including both the Motorola SPI and Intel® SSR protocols. The interface allows read/write access to all registers that configure the AD9114/AD9115/AD9116/AD9117. Single or multiple byte transfers are supported, as well as MSB first or LSB first transfer formats. The serial interface port of the AD9114/AD9115/AD9116/AD9117 is configured as a single I/O pin on the SDIO pin.

GENERAL OPERATION OF THE SERIAL INTERFACE

There are two phases to a communication cycle on the AD9114/AD9115/AD9116/AD9117. Phase 1 is the instruction cycle, which is the writing of an instruction byte into the AD9114/AD9115/AD9116/AD9117, coinciding with the first eight SCLK rising edges. In Phase 2, the instruction byte provides the serial port controller of the AD9114/AD9115/AD9116/AD9117 with information regarding the data transfer cycle. The Phase 1 instruction byte defines whether the upcoming data transfer is a read or write, the number of bytes in the data transfer, and the starting register address for the first byte of the data transfer. The first eight SCLK rising edges of each communication cycle are used to write the instruction byte into the AD9114/AD9115/AD9116/AD9117.

A Logic 1 on Pin 35 (RESET/PINMD), followed by a Logic 0, resets the SPI port timing to the initial state of the instruction cycle. This is true regardless of the present state of the internal registers or the other signal levels present at the inputs to the SPI port. If the SPI port is in the midst of an instruction cycle or a data transfer cycle, none of the present data is written.

The remaining SCLK edges are for Phase 2 of the communication cycle. Phase 2 is the actual data transfer between the AD9114/AD9115/AD9116/AD9117 and the system controller. Phase 2 of the communication cycle is a transfer of one, two, three, or four data bytes, as determined by the instruction byte. Using a multibyte transfer is the preferred method. Single byte data transfers are useful to reduce CPU overhead when register access requires one byte only. Registers change immediately upon writing to the last bit of each transfer byte.

INSTRUCTION BYTE

The instruction byte contains the information shown in Table 11.

Table 11.

MSB				LSB			
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
R/ $\overline{W}$	N1	N0	A4	A3	A2	A1	A0

R/ $\overline{W}$ (Bit 7 of the instruction byte) determines whether a read or a write data transfer occurs after the instruction byte write. Logic 1 indicates a read operation. Logic 0 indicates a write operation.

N1 and N0 (Bit 6 and Bit 5 of the instruction byte) determine the number of bytes to be transferred during the data transfer cycle. The bit decodes are shown in Table 12.

Table 12. Byte Transfer Count

N1	N0	Description
0	0	Transfer 1 byte
0	1	Transfer 2 bytes
1	0	Transfer 3 bytes
1	1	Transfer 4 bytes

A4, A3, A2, A1, and A0 (Bit 4, Bit 3, Bit 2, Bit 1, and Bit 0 of the instruction byte) determine which register is accessed during the data transfer portion of the communications cycle. For multi-byte transfers, this address is the starting byte address. The following register addresses are generated internally by the AD9114/AD9115/AD9116/AD9117 based on the LSBFIRST bit (Register 0x00, Bit 6).

SERIAL INTERFACE PORT PIN DESCRIPTIONS

SCLK—Serial Clock

The serial clock pin is used to synchronize data to and from the AD9114/AD9115/AD9116/AD9117 and to run the internal state machines. The SCLK maximum frequency is 25 MHz. All data input to the AD9114/AD9115/AD9116/AD9117 is registered on the rising edge of SCLK. This is shown in Figure 85 and Figure 87 for write instructions where the SCLK rising edges are lined up in the middle of the data. All data is driven out of the AD9114/AD9115/AD9116/AD9117 on the falling edge of SCLK. This is shown in Figure 86 and Figure 88 for read cycles where the SCLK falling edges line up in the middle of the data in the data transfer cycle.

$\overline{CS}$ —Chip Select

An active low input starts and gates a communications cycle. It allows more than one device to be used on the same serial communications lines. The SDIO/FORMAT pin reaches a high impedance state when this input is high. Chip select should stay low during the entire communication cycle.

SDIO—Serial Data I/O

The SDIO pin is used as a bidirectional data line to transmit and receive data.

MSB/LSB TRANSFERS

The serial port of the AD9114/AD9115/AD9116/AD9117 can support both most significant bit (MSB) first or least significant bit (LSB) first data formats. This functionality is controlled by the LSBFIRST bit (Register 0x00, Bit 6). The default is MSB first (LSBFIRST = 0).

When LSBFIRST = 0 (MSB first), the instruction and data bytes must be written from the most significant bit to the least significant bit. Multibyte data transfers in MSB first format start with an instruction byte that includes the register address of the most significant data byte. Subsequent data bytes should follow in order from a high address to a low address. In MSB first mode, the serial port internal byte address generator decrements for each data byte of the multibyte communications cycle.

When LSBFIRST = 1 (LSB first), the instruction and data bytes must be written from the least significant bit to the most significant bit. Multibyte data transfers in LSB first format start with an instruction byte that includes the register address of the least significant data byte followed by multiple data bytes. The serial port internal byte address generator increments for each byte of the multibyte communication cycle.

If the MSB first mode is active, the serial port controller data address of the AD9114/AD9115/AD9116/AD9117 decrements from the data address written toward 0x00 for multibyte I/O operations. If the LSB first mode is active, the serial port controller address increments from the data address written toward 0x1F for multibyte I/O operations.

SERIAL PORT OPERATION

The serial port configuration of the AD9114/AD9115/AD9116/AD9117 is controlled by Register 0x00. It is important to note that the configuration changes immediately upon writing to the last bit of the register. For multibyte transfers, writing to this register can occur during the middle of the communications cycle. Care must be taken to compensate for this new configuration for the remaining bytes of the current communications cycle.

The same considerations apply to setting the software reset bit (Register 0x00, Bit 5). All registers are set to their default values except Register 0x00, which remains unchanged.

Use of single-byte transfers or initiating a software reset is recommended when changing serial port configurations to prevent unexpected device behavior.




Figure 85. Serial Register Interface Timing, MSB First Write




Figure 86. Serial Register Interface Timing, MSB First Read




Figure 87. Serial Register Interface Timing, LSB First Write




Figure 88. Serial Register Interface Timing, LSB First Read

PIN MODE

The AD9114/AD9115/AD9116/AD9117 can also be operated without ever writing to the serial port. With RESET/PINMD (Pin 35) tied high, the SCLK pin becomes CLKMD to provide for clock mode control (see the Retimer section), the SDIO pin becomes FORMAT and selects the input data format, and the CS/PWRDN pin serves to power down the device. The pins are not latched at power up. If you change the format, it should change with about a 1μs delay.

Operation is otherwise exactly as defined by the default register values in Table 13; therefore, external resistors at FSADJI and FSADJQ are needed to set the DAC currents, and both DACs are active. This is also a convenient quick checkout mode. DAC currents can be externally adjusted in pin mode by sourcing or sinking currents at the FSADJI/AUXI and FSADJQ/AUXQ pins, as desired, with the fixed resistors installed. An op amp output with appropriate series resistance is one of many possibilities. This has the same effect as changing the resistor value. Place at least 10 kΩ resistors in series right at the DAC to guard against accidental short circuits and noise modulation. The REFIO pin can be adjusted ±25% in a similar manner, if desired.

SPI REGISTER MAP

Table 13.

Name	Addr	Default	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SPI Control	0x00	0x00	Reserved	LSBFIRST	Reset	LNGINS	Reserved			
Power-Down	0x01	0x40	LDOOFF	LDOSTAT	PWRDN	Q DACOFF	I DACOFF	QCLKOFF	ICLKOFF	EXTREF
Data Control	0x02	0x34	TWOS	Reserved	IFIRST	IRISING	SIMULBIT	DCI_EN	DCOSGL	DCODBL
I DAC Gain	0x03	0x00	Reserved		I DACGAIN[5:0]					
IRSET	0x04	0x00	IRSETEN	Reserved	IRSET[5:0]					
IRCML	0x05	0x00	IRCMLLEN	Reserved	IRCML[5:0]					
Q DAC Gain	0x06	0x00	Reserved		Q DACGAIN[5:0]					
QRSET	0x07	0x00	QRSETEN	Reserved	QRSET[5:0]					
QRCML	0x08	0x00	QRCMLLEN	Reserved	QRCML[5:0]					
AUXDAC Q	0x09	0x00	QAUXDAC[7:0]							
AUX CTLQ	0x0A	0x00	QAUXEN	QAUXRNG[1:0]		QAUXOFS[2:0]			QAUXDAC[9:8]	
AUXDAC I	0x0B	0x00	IAUXDAC[7:0]							
AUX CTLI	0x0C	0x00	IAUXEN	IAUXRNG[1:0]		IAUXOFS[2:0]			IAUXDAC[9:8]	
Reference Resistor	0x0D	0x00	Reserved		RREF[5:0]					
Cal Control	0x0E	0x00	PRELDQ	PRELDI	CALSELQ	CALSELI	CALCLK	DIVSEL[2:0]		
Cal Memory	0x0F	0x00	CALSTATQ	CALSTATI	Reserved		CALMEMQ[1:0]		CALMEMI[1:0]	
Memory Address	0x10	0x00	Reserved		MEMADDR[5:0]					
Memory Data	0x11	0x34	Reserved		MEMDATA[5:0]					
Memory R/W	0x12	0x00	CALRSTQ	CALRSTI		CALEN	SMEMWVR	SMEMMRD	UNCALQ	UNCALI
CLKMODE	0x14	0x00	CLKMODEEQ[1:0]			Searching	Reacquire	CLKMODEN	CLKMODEI[1:0]	
Version	0x1F	0x0A	Version[7:0]							

SPI REGISTER DESCRIPTIONS

Reading these registers returns previously written values for all defined register bits, unless otherwise noted.

Table 14.

Register	Address	Bit	Name	Description
SPI Control	0x00	6	LSBFIRST	0 (default): MSB first per SPI standard. 1: LSB first per SPI standard. Note that the user must always change the LSB/MSB order in single-byte instructions to avoid erratic behavior due to bit order errors.
		5	Reset	Executes software reset of SPI and controllers, reloads default register values, except Register 0x00. 1: set software reset; write 0 on the next (or any following) cycle to release reset.
		4	LNGINS	0 (default): the SPI instruction word uses a 5-bit address. 1: the SPI instruction word uses a 13-bit address.
Power Down	0x01	7	LDOOFF	0 (default): LDO voltage regulator on. 1: turns core LDO voltage regulator off.
		6	LDOSTAT	0: indicates that the core LDO voltage regulator is off. 1 (default): indicates that the core LDO voltage regulator is on.
		5	PWRDN	0 (default): all analog, digital circuitry and SPI logic are powered on. 1: powers down all analog and digital circuitry, except for SPI logic.
		4	Q DACOFF	0 (default): turns on Q DAC output current. 1: turns off Q DAC output current.
		3	I DACOFF	0 (default): turns on I DAC output current. 1: turns off I DAC output current.
		2	QCLKOFF	0 (default): turns on Q DAC clock. 1: turns off Q DAC clock.
		1	ICLKOFF	0 (default): turns on I DAC clock. 1: turns off I DAC clock.
		0	EXTREF	0 (default): turns on internal voltage reference. 1: powers down the internal voltage reference (external reference required).
Data Control	0x02	7	TWOS	0 (default): Unsigned binary input data format. 1: twos complement input data format.
		5	IFIRST	0: pairing of data—Q first of pair on data input pads. 1 (default): pairing of data—I first of pair on data input pads (default).
		4	IRISING	0: Q data latched on DCLKIO rising edge. 1 (default): I data latched on DCLKIO rising edge (default).
		3	SIMULBIT	0 (default): allows simultaneous input and output enable on DCLKIO. 1: disallows simultaneous input and output enable on DCLKIO.
		2	DCI_EN	Controls the use of the DCLKIO pad for the data clock input. 0: data clock input disabled. 1 (default): data clock input enabled.
		1	DCOSGL	Controls the use of the DCLKIO pad for the data clock output. 0 (default): data clock output disabled. 1: data clock output enabled; regular strength driver.
		0	DCODBL	Controls the use of the DCLKIO pad for the data clock output. 0 (default): DCODBL data clock output disabled. 1: DCODBL data clock output enabled; paralleled with DCOSGL for 2× drive current.
I DAC Gain	0x03	5:0	I DACGAIN[5:0]	DAC I fine gain adjustment; alters the full-scale current, as shown in Figure 99. Default IDACGAIN = 0x00.


Register	Address	Bit	Name	Description
IRSET	0x04	7	IRSETEN	0 (default): IR_{SET} resistor value for I channel is set by an external resistor connected to the FADJI/AUXI pin. Nominal value for this external resistor is 4 k Ω . 1: enables the on-chip IR_{SET} value to be changed for I channel.
		5:0	IRSET[5:0]	Changes the value of the on-chip IR_{SET} resistor; this scales the full-scale current of the DAC in ~ 0.25 dB steps twos complement (nonlinear), see Figure 98. 000000 (default): $IR_{SET} = 2$ k Ω . 011111: $IR_{SET} = 8$ k Ω . 100000: $IR_{SET} = 1.6$ k Ω . 111111: $IR_{SET} = 2$ k Ω .
IRCML	0x05	7	IRCMLLEN	0 (default): IR_{CML} resistor value for the I channel is set by an external resistor connected to CMLI pin. Recommended value for this external resistor is 0 Ω . 1: enables on-chip IR_{CML} adjustment for I channel.
		5:0	IRCML[5:0]	Changes the value of the on-chip IR_{CML} resistor for I channel; this adjusts the common-mode level of the DAC output stage. 000000 (default): $IR_{CML} = 60$ Ω . 100000: $IR_{CML} = 160$ Ω . 111111: $IR_{CML} = 260$ Ω .
Q DAC Gain	0x06	5:0	Q DACGAIN[5:0]	DAC Q fine gain adjustment; alters the full-scale current, as shown in Figure 99. Default QDACGAIN = 0x00.
QRSET	0x07	7	QRSETEN	0 (default): QR_{SET} resistor value for Q channel is set by an external resistor connected to FADJI/AUXI pin. Nominal value for this external resistor is 4 k Ω . 1: enables on-chip QR_{SET} adjustment for Q channel.
		5:0	QRSET[5:0]	Changes the value of the on-chip QR_{SET} resistor; this scales the full-scale current of the DAC in ~ 0.25 dB steps twos complement (nonlinear). 000000 (default): $QR_{SET} = 2$ k Ω . 011111: $QR_{SET} = 8$ k Ω . 100000: $QR_{SET} = 1.6$ k Ω . 111111: $QR_{SET} = 2$ k Ω .
QRCML	0x08	7	QRCMLLEN	0 (default): QR_{CML} resistor value for the Q channel is set by an external resistor connected to CMLQ pin. Recommended value for this external resistor is 0 Ω . 1: enables on-chip QR_{CML} adjustment.
		5:0	QRCML[5:0]	Changes the value of the on-chip QR_{CML} resistor for Q channel; this adjusts the common-mode level of the DAC output stage. 000000 (default): $QR_{CML} = 60$ Ω . 100000: $QR_{CML} = 160$ Ω . 111111: $QR_{CML} = 260$ Ω .
AUXDAC Q	0x09	7:0	QAUXDAC[7:0]	AUXDAC Q output voltage adjustment word LSBs. 0x3FF: sets AUXDAC Q output to full scale. 0x200: sets AUXDAC Q output to midscale. 0x000 (default): sets AUXDAC Q output to bottom of scale.
AUX CTLQ	0x0A	7	QAUXEN	0 (default): AUXDAC Q output disabled. 1: enables AUXDAC Q output.
		6:5	QAUXRNG[1:0]	00 (default): sets AUXDAC Q output voltage range to 2 V. 01: sets AUXDAC Q output voltage range to 1.5 V. 10: sets AUXDAC Q output voltage range to 1.0 V. 11: sets AUXDAC Q output voltage range to 0.5 V.
		4:2	QAUXOFS[2:0]	000 (default): sets AUXDAC Q top of range to 1.0 V. 001: sets AUXDAC Q top of range to 1.5 V. 010: sets AUXDAC Q top of range to 2.0 V. 011: sets AUXDAC Q top of range to 2.5 V. 100: sets AUXDAC Q top of range to 2.9 V.
		1:0	QAUXDAC[9:8]	AUXDAC Q output voltage adjustment word MSBs (default = 00).

Register	Address	Bit	Name	Description
AUXDAC I	0x0B	7:0	IAUXDAC[7:0]	AUXDAC I output voltage adjustment word LSBs. 0x3FF: sets AUXDAC I output to full scale. 0x200: sets AUXDAC I output to midscale. 0x000 (default): sets AUXDAC I output to bottom of scale.
AUX CTLI	0x0C	7 6:5 4:2 1:0	IAUXEN IAUXRNG[1:0] IAUXOFS[2:0] IAUXDAC[9:8]	0 (default): AUXDAC I output disabled. 1: enables AUXDAC I output. 00 (default): sets AUXDAC I output voltage range to 2 V. 01: sets AUXDAC I output voltage range to 1.5 V. 10: sets AUXDAC I output voltage range to 1.0 V. 11: sets AUXDAC I output voltage range to 0.5 V. 000 (default): sets AUXDAC I top of range to 1.0 V. 001: sets AUXDAC I top of range to 1.5 V. 010: sets AUXDAC I top of range to 2.0 V. 011: sets AUXDAC I top of range to 2.5 V. 100: sets AUXDAC I top of range to 2.9 V. AUX DAC I output voltage adjustment word MSBs (default = 00).
Reference Resistor	0x0D	5:0	RREF[5:0]	Permits an adjustment of the on-chip reference voltage and output at REFIO (see Figure 97) twos complement. 000000 (default): sets the value of R_{REF} to 10 k Ω , $V_{REF} = 1.0$ V. 011111: sets the value of R_{REF} to 12 k Ω , $V_{REF} = 1.2$ V. 100000: sets the value of R_{REF} to 8 k Ω , $V_{REF} = 0.8$ V. 111111: sets the value of R_{REF} to 10 k Ω , $V_{REF} = 1.0$ V.
Cal Control	0x0E	7 6 5 4 3 2:0	PRELDQ PRELDI CALSELQ CALSELI CALCLK DIVSEL[2:0]	0 (default): preloads Q DAC calibration reference set to 32. 1: preloads Q DAC calibration reference set by user (Cal Address 1). 0 (default): preloads I DAC calibration reference set to 32. 1: preloads I DAC calibration reference set by user (Cal Address 1). 0 (default): Q DAC self-calibration done. 1: selects Q DAC self-calibration. 0 (default): I DAC self-calibration done. 1: selects I DAC self-calibration. 0 (default): calibration clock disabled. 1: calibrates clock enabled. Calibration clock divide ratio from DAC clock rate. 000 (default): divide by 256. 001: divide by 128. ... 110: divide by 4. 111: divide by 2.
Cal Memory	0x0F	7 6 3:2 1:0	CALSTATQ CALSTATI CALMEMQ[1:0] CALMEMI[1:0]	0 (default): Q DAC calibration in progress. 1: calibration of Q DAC complete. 0 (default): I DAC calibration in progress. 1: calibration of I DAC complete. Status of Q DAC calibration memory. 00 (default): uncalibrated. 01: self-calibrated. 10: user-calibrated. Status of I DAC calibration memory. 00 (default): uncalibrated. 01: self-calibrated. 10: user-calibrated.
Memory Address	0x10	5:0	MEMADDR[5:0]	Address of static memory to be accessed.
Memory Data	0x11	5:0	MEMDATA[5:0]	Data for static memory access.

Register	Address	Bit	Name	Description
Memory R/W	0x12	7	CALRSTQ	0 (default): no action. 1: clears CALSTATQ.
		6	CALRSTI	0 (default): no action. 1: clears CALSTATI.
		4	CALEN	0 (default): no action. 1: initiates device self-calibration.
		3	SMEMWR	0 (default): no action. 1: writes to static memory (calibration coefficients).
		2	SMEMRD	0 (default): no action. 1: reads from static memory (calibration coefficients).
		1	UNCALQ	0 (default): no action. 1: resets Q DAC calibration coefficients to default (uncalibrated).
		0	UNCALI	0 (default): no action. 1: resets I DAC calibration coefficients to default (uncalibrated).
CLKMODE	0x14	7:6	CLKMODEQ[1:0]	Depending on CLKMODEN bit setting, these two bits reflect the phase relationship between DCLKIO and CLKIN, as described in Table 16. If CLKMODEN = 0, read only; reports the clock phase chosen by the retimer. If CLKMODEN = 1, read/write; value in this register sets Q clock phases; force if needed to better synchronize the DACs (see the Retimer section).
		4	Searching	Datapath retimer status bit. 0 (default): clock relationship established. 1: indicates that the internal datapath retimer is searching for clock relationship (device output is not usable while this bit is high).
		3	Reacquire	Edge triggered, 0 to 1 causes the retimer to reacquire the clock relationship.
		2	CLKMODEN	0 (default): CLKMODEI/CLKMODEQ values computed by the two retimers and read back in CLKMODEI[1:0] and CLKMODEQ[1:0]. 1: CLKMODE values set in CLKMODEI[1:0] override both I and Q retimers.
		1:0	CLKMODEI[1:0]	Depending on CLKMODEN bit setting, these two bits reflect the phase relationship between DCLKIO and CLKIN, as described in Table 16. If CLKMODEN = 0, read only; reports the clock phase chosen by the retimer. If CLKMODEN = 1, read/write; value in this register sets I clock phases; force if needed to better synchronize the DACs (see the Retimer section).
Version	0x1F	7:0	Version[7:0]	Hardware version of the device. This register is set to 0x0A for the latest version of the device.


DIGITAL INTERFACE OPERATION

Digital data for the I and Q DACs is supplied over a single parallel bus (DB[n:0], where n is 7 for the AD9114, is 9 for the AD9115, is 11 for the AD9116, and 13 for the AD9117) accompanied by a qualifying clock (DCLKIO). The I and Q data are provided to the chip in an interleaved double data rate (DDR) format. The maximum guaranteed data rate is 250 MSPS with a 125 MHz clock. The order of data pairing and the sampling edge selection is user programmable using the IFIRST and IRISING data control bits, resulting in four possible timing diagrams. These timing diagrams are shown in Figure 89, Figure 90, Figure 91, and Figure 92.




NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9114, 9 FOR THE AD9115, 11 FOR THE AD9116, AND 13 FOR THE AD9117.

Figure 89. Timing Diagram with IFIRST = 0, IRISING = 0




NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9114, 9 FOR THE AD9115, 11 FOR THE AD9116, AND 13 FOR THE AD9117.

Figure 90. Timing Diagram with IFIRST = 0, IRISING = 1



NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9114, 9 FOR THE AD9115, 11 FOR THE AD9116, AND 13 FOR THE AD9117.


Figure 91. Timing Diagram with IFIRST = 1, IRISING = 0



NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9114, 9 FOR THE AD9115, 11 FOR THE AD9116, AND 13 FOR THE AD9117.

Figure 92. Timing Diagram with IFIRST = 1, IRISING = 1


Ideally, the rising and falling edges of the clock fall in the center of the keep-in window formed by the setup and hold times, t_s and t_h . Refer to Table 2 for setup and hold times. A detailed timing diagram is shown in Figure 93.



NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9114, 9 FOR THE AD9115, 11 FOR THE AD9116, AND 13 FOR THE AD9117.

Figure 93. Setup and Hold Times for All Input Modes

In addition to the different timing modes listed in Table 2, the input data can also be presented to the device in either unsigned binary or twos complement format. The format type is chosen via the TWOS data control bit.



NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9114, 9 FOR THE AD9115, 11 FOR THE AD9116, AND 13 FOR THE AD9117.

Figure 94. Simplified Diagram of AD9114/AD9115/AD9116/AD9117 Timing

DIGITAL DATA LATCHING AND RETIMER SECTION

The AD9114/AD9115/AD9116/AD9117 have two clock inputs, DCLKIO and CLKIN. The CLKIN is the analog clock whose jitter affects DAC performance, and the DCLKIO is a digital clock from an FPGA that needs to have a fixed relationship with the input data to ensure that the data is sampled correctly by the flip-flops on the pads.

Figure 94 is a simplified diagram of the entire data capture system in the AD9114/AD9115/AD9116/AD9117. The double data rate input data (DB[n:0], where n is 7 for the AD9114, is 9 for the AD9115, is 11 for the AD9116, and 13 for the AD9117) is latched at the pads/pins either on the rising edge or the falling edge of the DCLKIO-INT clock, as determined by IRISING, Bit 4 of SPI Address 0x02. Bit 5 of SPI Address 0x02, IFIRST, determines which channel data is latched first (that is, I or Q). The captured data is then retimed to the internal clock (CLKIN-INT) in the retimer block before being sent to the final analog DAC core (D-FF 4), which controls the current steering output switches. All delay blocks depicted in Figure 94 are non-inverting, and any wires without an explicit delay block can be assumed to have no delay.

Only one channel is shown in Figure 94 with the data pads (DB[n:0], where n is 7 for the AD9114, is 9 for the AD9115, is 11 for the AD9116, and 13 for the AD9117) serving as double data rate pads for both channels.

The default PINMD and SPI settings are IE = high (closed) and OE = low (open). These settings are enabled when RESET/PINMD (Pin 35) is held high. In this mode, the user has to supply both DCLKIO and CLKIN. In PINMD, it is also recommended that the DCLKIO and the CLKIN be in phase for proper functioning of the DAC, which can easily be ensured by tying the pins together on the PCB. If the user can access the SPI, setting Bit 2 of SPI Address 0x02, DCI_EN, to logic low causes the CLKIN to be used as the DCLKIO also.

Setting Bit 1 or Bit 0 of SPI Address 0x02, DCOSGL or DCODBL, to logic high allows the user to get a DCLKIO output from the CLKIN input for use in the user's PCB system.

It is strongly recommended that DCI_EN = DCOSGL = high, or DCI_EN = DCODBL = high not be used, even though the device may appear to function correctly. Similarly, DCOSGL and DCODBL should not be set to logic high simultaneously.

Retimer

The AD9114/AD9115/AD9116/AD9117 have an internal data retimer circuit that compares the CLKIN-INT and DCLKIO-INT clocks and, depending on their phase relationship, selects a retimer clock (RETIMER-CLK) to safely transfer data from the DCLKIO used at the chip's input interface to the CLKIN used to clock the analog DAC cores (D-FF 4).

The retimer selects one of the three phases shown in Figure 95. The retimer is controlled by the CLKMODE SPI bits as is shown in Table 15.




Figure 95. RETIMER-CLK Phases

Note that, in most cases, more than one retimer phase works and, in such cases, the retimer arbitrarily picks one phase that works. The retimer cannot pick the best or safest phase. If the user has a working knowledge of the exact phase relationship between DCLKIO and CLKIN (and thus DCLKIO-INT and CLKIN-INT because the delay is approximately the same for both clocks and equal to DELAY1), then the retimer can be forced to this phase with CLKMODEN = 1, as described in Table 15 and the following paragraphs.

Table 15. Timer Register List

Bit Name	Description
CLKMODEQ[1:0]	Q datapath retimer clock selected output. Valid after the searching bit goes low.
Searching	High indicates that the internal datapath retimer is searching for the clock relationship (DAC is not usable until it is low again).
Reacquire	Changing this bit from 0 to 1 causes the datapath retimer circuit to reacquire the clock relationship.
CLKMODEN	0: Uses the CLKMODEI/CLKMODEQ values (as computed by the two internal retimers) for I and Q clocking. 1: Uses the CLKMODE value set in CLKMODEI[1:0] to override the bits for both the I and Q retimers (that is, force the retimer).
CLKMODEI[1:0]	I datapath retimer clock selected output. Valid after searching goes low. If CLKMODEN = 1, a value written to this register overrides both I and Q automatic retimer values.

Table 16. CLKMODEI/CLKMODEQ Details

CLKMODEI[1:0]/CLKMODEQ[1:0]	DCLKIO-to-CLKIN Phase Relationship	RETIMER-CLK Selected
00	0° to 90°	Phase 2
01	90° to 180°	Phase 3
10	180° to 270°	Phase 3
11	270° to 360°	Phase 1

When RESET is pulsed high and then returns low (the part is in SPI mode), the retimer runs and automatically selects a suitable clock phase for the RETIMER-CLK within 128 clock cycles. The SPI searching bit, Bit 4 of SPI Address 0x14, returns to low, indicating that the retimer has locked and the part is ready for use. The reacquire bit, Bit 3 of SPI Address 0x14, can be used to reinitiate phase detection in the I and Q retimers at any time. CLKMODEQ[1:0] and CLKMODEI[1:0] bits of SPI Address 0x14 provide readback for the values picked by the internal phase detectors in the retimer (see Table 16).

To force the two retimers (I and Q) to pick a particular phase for the retimer clock (they must both be forced to the same value), CLKMODEN, Bit 2 of the SPI Address 0x14, should be set high and the required phase value is written into CLKMODEI[1:0]. For example, if the DCLKIO and the CLKIN are in phase to first order, the user could safely force the retimers to pick Phase 2 for the RETIMER-CLK. This forcing function may be useful for synchronizing multiple devices.

In pin mode, it is expected that the user tie CLKIN and DCLKIO together. The device has a small amount of programmable functionality using the now unused SPI pins (SCLK, SDIO, and $\overline{CS}$). If the two chip clocks are tied together, the SCLK pin can be tied to ground, and the chip uses a clock for the retimer that is 180° out of phase with the two input clocks (that is, Phase 2, which is the safest and best option). The chip has an additional option in pin mode when the redefined SCLK pin is high. Use this mode if using pin mode, but CLKIN and DCLKIO are not tied together (that is, not in phase). Holding SCLK high causes the internal clock detector to use the phase detector output to determine which clock to use in the retimer (that is, select a suitable RETIMER-CLK phase). The action of taking SCLK high causes the internal phase detector to reexamine the two clocks and determine the relative phase. Whenever the user wants to reevaluate the relative phase of the two clocks, the SCLK pin can be taken low and then high again.

ESTIMATING THE OVERALL DAC PIPELINE DELAY

DAC pipeline latency is affected by the phase of the RETIMER-CLK that is selected. If latency is critical to the system and must be constant, the retimer should be forced to a particular phase and not be allowed to automatically select a phase each time.

Consider the case in which DCLKIO = CLKIN (that is, in phase), and the RETIMER-CLK is forced to Phase 2. Assume that IRISING is 1 (that is, I data is latched on the rising edge and Q data is latched on the falling edge). Then the latency to the output for the I channel is four clock cycles total; one clock cycle from the input interface (D-FF 1, not D-FF 0 as it latches data on either edge and does not cause any delay), two clock cycles from the retimer (D-FF 2 and D-FF 4, but not D-FF 3 because it is latched on the half clock cycle or 180°), and one clock cycle going through the analog core (D-FF 5). The latency to the output for the Q channel from the time the falling edge latches it at the pads in D-FF 0 is 3.5 clock cycles (no delay due to D-FF 0, 1 clock cycle due to D-FF 1, ½ clock cycle to D-FF 2, 1 clock cycle to D-FF 4, and 1 clock cycle to D-FF 5). This latency for the AD9714/AD9715/AD9716/AD9717 is case specific and needs to be calculated based on the RETIMER-CLK phase that is automatically selected or manually forced.

REFERENCE OPERATION

The AD9114/AD9115/AD9116/AD9117 contains an internal 1.0 V band gap reference. The internal reference can be disabled by setting Bit 0 (EXTREF) of the power-down register (Address 0x01) through the SPI interface. To use the internal reference, decouple the REFIO pin to AVSS with a 0.1 μ F capacitor, enable the internal reference, and clear Bit 0 of the power-down register (Address 0x01) through the SPI interface. Note that this is the default configuration. The internal reference voltage is present at REFIO. If the voltage at REFIO is to be used anywhere else in the circuit, an external buffer amplifier with an input bias current of less than 100 nA must be used to avoid loading the reference. An example of the use of the internal reference is shown in Figure 96.




Figure 96. Internal Reference Configuration

REFIO serves as either an input or an output, depending on whether the internal or an external reference is used. Table 17 summarizes the reference operation.

Table 17. Reference Operation

Reference Mode	REFIO Pin	Register Setting
Internal	Connect 0.1 μ F capacitor	Register 0x01, Bit 0 = 0 (default)
External	Apply external reference	Register 0x01, Bit 0 = 1 (for power saving)

An external reference can be used in applications requiring tighter gain tolerances or lower temperature drift. In addition, a variable external voltage reference can be used to implement a method for gain control of the DAC output.

Recommendations When Using an External Reference

Apply the external reference to the REFIO pin. The internal reference can be directly overdriven by the external reference, or the internal reference can be powered down to save power consumption.

The external 0.1 μ F compensation capacitor on REFIO is not required unless specified by the external voltage reference manufacturer. The input impedance of REFIO is 10 k Ω when the internal reference is powered up and 1 M Ω when it is powered down.

REFERENCE CONTROL AMPLIFIER

The AD9114/AD9115/AD9116/AD9117 contains a control amplifier that regulates the full-scale output current, I_{XOUTFS} . The control amplifier is configured as a V-I converter, as shown in Figure 96. The output current, I_{XREF} , is determined by the ratio of the V_{REFIO} and an external resistor, xR_{SET} , as stated in Equation 4 (see the DAC Transfer Function section). I_{XREF} is mirrored to the segmented current sources with the proper scale factor to set I_{XOUTFS} , as stated in Equation 3 (see the DAC Transfer Function section).

The control amplifier allows a 10:1 adjustment span of I_{XOUTFS} from 2 mA to 20 mA by setting I_{XREF} between 62.5 μ A and 625 μ A (xR_{SET} between 1.6 k Ω and 16 k Ω). When using a resistor larger than 4 k Ω , split the resistor with 4 k Ω plus the additional resistance needed, for example, 16 k Ω made of a 4 k Ω + 12 k Ω combination, and add a 1 μ F capacitor from 4 k Ω to ground. The wide adjustment span of I_{XOUTFS} provides several benefits. The first relates directly to the power dissipation of the AD9114/AD9115/AD9116/AD9117, which is proportional to I_{XOUTFS} (see the DAC Transfer Function section). The second benefit relates to the ability to adjust the output over a 8 dB range with 0.25 dB steps, which is useful for controlling the transmitted power. The small signal bandwidth of the reference control amplifier is approximately 500 kHz. This allows the device to be used for low frequency, small signal multiplying applications.

DAC TRANSFER FUNCTION

The AD9114/AD9115/AD9116/AD9117 provides two differential current outputs, I_{OUTP}/I_{OUTN} and Q_{OUTP}/Q_{OUTN} . I_{OUTP} and Q_{OUTP} provide a near full-scale current output, I_{XOUTFS} , when all bits are high (that is, $DAC\ CODE = 2^N - 1$, where $N = 8, 10, 12$, or 14 for the AD9114, AD9115, AD9116, and AD9117, respectively), while I_{OUTN} and Q_{OUTN} , the complementary outputs, provide no current. The current outputs appearing at the positive DAC outputs, I_{OUTP} and Q_{OUTP} , and at the negative DAC outputs, I_{OUTN} and Q_{OUTN} , are a function of both the input code and I_{XOUTFS} and can be expressed as follows:

$$I_{OUTP} = (IDAC\ CODE/2^N) \times I_{XOUTFS} \quad (1)$$

$$Q_{OUTP} = (QDAC\ CODE/2^N) \times I_{XOUTFS}$$

$$I_{OUTN} = ((2^N - 1) - IDAC\ CODE)/2^N \times I_{XOUTFS} \quad (2)$$

$$Q_{OUTN} = ((2^N - 1) - QDAC\ CODE)/2^N \times I_{XOUTFS}$$

where:

$IDAC\ CODE$ and $QDAC\ CODE = 0$ to $2^N - 1$ (that is, decimal representation).

I_{OUTFS} and I_{QOUTFS} are functions of the reference currents, I_{IREF} and I_{QREF} , respectively, which are nominally set by a reference voltage, V_{REFIO} , and external resistors, I_{RSET} and Q_{RSET} , respectively.

I_{IOUTFS} and I_{QOUTFS} can be expressed as follows:

$$I_{IOUTFS} = 32 \times I_{IREF} \quad (3)$$

$$I_{QOUTFS} = 32 \times I_{QREF}$$

where:

$$I_{IREF} = V_{REFIO}/I_{RSET} \quad (4)$$

$$I_{QREF} = V_{REFIO}/Q_{RSET}$$

or

$$I_{IOUTFS} = 32 \times V_{REFIO}/I_{RSET} \quad (5)$$

$$I_{QOUTFS} = 32 \times V_{REFIO}/Q_{RSET}$$

A differential pair (IOUTP/IOUTN or QOUTP/QOUTN) typically drives a resistive load directly or via a transformer. If dc coupling is required, the differential pair (IOUTP/IOUTN or QOUTP/QOUTN) should be connected to matching resistive loads, xR_{LOAD} , that are tied to analog common, AVSS. The single-ended voltage output appearing at the positive and negative nodes is

$$V_{IOUTP} = I_{IOUTP} \times I_{R_{LOAD}} \quad (6)$$

$$V_{QOUTP} = Q_{IOUTP} \times Q_{R_{LOAD}}$$

$$V_{IOUTN} = I_{IOUTN} \times I_{R_{LOAD}} \quad (7)$$

$$V_{QOUTN} = Q_{IOUTN} \times Q_{R_{LOAD}}$$

To achieve the maximum output compliance of 1 V at the nominal 20 mA output current, $I_{R_{LOAD}} = Q_{R_{LOAD}}$ must be set to 50 Ω .

Substituting the values of IOUTP, IOUTN, I_{XREF} , and V_{IDIFF} can be expressed as

$$V_{IDIFF} = \{(2 \times IDAC\ CODE - (2^N - 1))/2^N\} \times (32 \times V_{REFIO}/I_{RSET}) \times I_{R_{LOAD}} \quad (8)$$

Equation 8 highlights some of the advantages of operating the AD9114/AD9115/AD9116/AD9117 differentially. First, the differential operation helps cancel common-mode error sources associated with IOUTP and IOUTN, such as noise, distortion, and dc offsets. Second, the differential code-dependent current and subsequent voltage, V_{IDIFF} , is twice the value of the single-ended voltage output (that is, V_{IOUTP} or V_{IOUTN}), thus providing twice the signal power to the load. Note that the gain drift temperature performance for a single-ended output (V_{IOUTP} and V_{IOUTN}) or differential output of the AD9114/AD9115/AD9116/AD9117 can be enhanced by selecting temperature tracking resistors for xR_{LOAD} and xR_{SET} because of their ratiometric relationship, as shown in Equation 8.

ANALOG OUTPUT

The complementary current outputs in each DAC, IOUTP/IOUTN and QOUTP/QOUTN, can be configured for single-ended or differential operation. IOUTP/IOUTN and QOUTP/QOUTN can be converted into complementary single-ended voltage outputs, V_{IOUTP} and V_{IOUTN} as well as V_{QOUTP} and V_{QOUTN} via a load resistor, xR_{LOAD} , as described in the DAC Transfer Function section by Equation 6 through Equation 8. The differential voltages, V_{IDIFF} and V_{QDIFF} , existing between V_{IOUTP} and V_{IOUTN} , and V_{QOUTP} and V_{QOUTN} , can also be converted to a single-ended voltage via a transformer or a differential amplifier configuration. The ac performance of the AD9114/AD9115/AD9116/AD9117 is optimum and is specified using a differential transformer-coupled output in which the voltage swing at IOUTP and IOUTN is limited to ± 0.5 V. The distortion and noise performance of the

AD9114/AD9115/AD9116/AD9117 can be enhanced when it is configured for differential operation. The common-mode error sources of both IOUTP/IOUTN and QOUTP/QOUTN can be significantly reduced by the common-mode rejection of a transformer or differential amplifier. These common-mode error sources include even-order distortion products and noise.

The enhancement in distortion performance becomes more significant as the frequency content of the reconstructed waveform increases and/or its amplitude increases. This is due to the first-order cancellation of various dynamic common-mode distortion mechanisms, digital feedthrough, and noise. Performing a differential-to-single-ended conversion via a transformer also provides the ability to deliver twice the reconstructed signal power to the load (assuming no source termination). Because the output currents of IOUTP/IOUTN and QOUTP/QOUTN are complementary, they become additive when processed differentially.

SELF-CALIBRATION

The AD9114/AD9115/AD9116/AD9117 have a self-calibration feature that improves the DNL of the device. Performing a self-calibration on the device improves device performance in low frequency applications. The device performance in applications where the analog output frequencies are above 5 MHz are generally influenced more by dynamic device behavior than by DNL and, in these cases, self-calibration is unlikely to produce measurable benefits. The calibration clock frequency is equal to the DAC clock divided by the division factor chosen by the DIVSEL value. There is a fixed pre-divider of 16 and it is multiplied by the DIVSEL, which has a range of divide by 2 -256. Each calibration clock cycle is between 32 and 2048 DAC input clock cycles, depending on the value of DIVSEL[2:0] (Register 0x0E, Bits[2:0]). The frequency of the calibration clock should be between 0.5 MHz and 4 MHz for reliable calibrations. Best results are obtained by setting DIVSEL[2:0] to produce a calibration clock frequency between these values. Separate self-calibration hardware is included for each DAC. The DACs can be self-calibrated individually or simultaneously.

To perform a device self-calibration, use the following procedure:

1. Write 0x00 to Register 0x12. This ensures that the UNCALI and UNCALQ bits (Bit 1 and Bit 0) are reset.
2. Set up a calibration clock between 0.5 MHz and 4 MHz using DIVSEL[2:0], and then enable the calibration clock by setting the CALCLK bit (Register 0x0E, Bit 3).
3. Select the DAC(s) to self-calibrate by setting either Bit 4 (CALSEL1) for the I DAC and/or Bit 5 (CALSELQ) for the Q DAC in Register 0x0E. Note that each DAC contains independent calibration hardware so that they can be calibrated simultaneously.
4. Start self-calibration by setting Bit 4 (CALEN) in Register 0x12. Wait approximately 300 calibration clock cycles.

- Check if the self-calibration has completed by reading Bit 6 (CALSTATI) and Bit 7 (CALSTATQ) in Register 0x0F. Logic 1 indicates that the calibration has completed.
- When the self-calibration has completed, write 0x00 to Register 0x12.
- Disable the calibration clock by clearing Bit 3 (CALCLK) in Register 0x0E.

The AD9114/AD9115/AD9116/AD9117 allow reading and writing of the calibration coefficients. There are 32 coefficients in total. The read/write feature of the coefficients can be useful for improving the results of the self-calibration routine by averaging the results of several self-calibration cycles and loading the averaged results back into the device.

To read the calibration coefficients, use the following steps:

- Select which DAC core to read by setting either Bit 4 (CALSELI) for the I DAC or Bit 5 (CALSELQ) for the Q DAC in Register 0x0E. Write the address of the first coefficient (0x01) to Register 0x10.
- Set Bit 2 (SMEMRD) in Register 0x12 by writing 0x04 to Register 0x12.
- Read the 6-bit value of the first coefficient by reading the contents of Register 0x11.
- Clear the SMEMRD bit by writing 0x00 to Register 0x12.
- Repeat Step 2 through Step 4 for each of the remaining 31 coefficients by incrementing the address by 1 for each read.
- Deselect the DAC core by clearing either Bit 4 (CALSELI) for the I DAC and/or Bit 5 (CALSELQ) for the Q DAC in Register 0x0E.

To write the calibration coefficients to the device, use the following steps:

- Select which DAC core to write to by setting either Bit 4 (CALSELI) for the I DAC or Bit 5 (CALSELQ) for the Q DAC in Register 0x0E.
- Set Bit 3 (SMEMWR) in Register 0x12 by writing 0x08 to Register 0x12.
- Write the address of the first coefficient (0x01) to Register 0x10.
- Write the value of the first coefficient to Register 0x11.
- Repeat Step 2 through Step 4 for each of the remaining 31 coefficients by incrementing the address by one for each write.
- Clear the SMEMWR bit by writing 0x00 to Register 0x12.
- Deselect the DAC core by clearing either Bit 4 (CALSELI) for the I DAC or Bit 5 (CALSELQ) for the Q DAC in Register 0x0E.

COARSE GAIN ADJUSTMENT

Option 1

A coarse full-scale output current adjustment can be achieved using the lower six bits in Register 0x0D. This adds or subtracts up to 20% from the band gap voltage on Pin 34 (REFIO), and the voltage on the FSADJx resistors tracks this change. As a result, the DAC full-scale current varies by the same amount. A secondary

effect to changing the REFIO voltage is that the full-scale voltage in the AUXDAC also changes by the same magnitude. The register uses two's complement format, in which 011111 maximizes the voltage on the REFIO node and 100000 minimizes the voltage.




Figure 97. Typical V_{REF} Voltage vs. Code

Option 2

While using the internal FSADJx resistors, each main DAC can achieve independently controlled coarse gain using the lower six bits of Register 0x04 (IRSET[5:0]) and Register 0x07 (QRSET[5:0]). Unlike Coarse Gain Option 1, this impacts only the main DAC full-scale output current. The register uses two's complement format and allows the output current to be changed in approximately 0.25 dB steps.




Figure 98. Effect of xR_{SET} Code

Option 3

Even when the device is in pin mode, full-scale values can be adjusted by sourcing or sinking current from the FSADJx pins. Any noise injected here appears as amplitude modulation of the output. Thus, a portion of the required series resistance (at least 20 kΩ) must be installed right at the pin. A range of ±10% is quite practical using this method.

Option 4

As in Option 3, when the device is in pin mode, both full-scale values can be adjusted by sourcing or sinking current from the

REFIO pin. Noise injected here appears as amplitude modulation of the output; therefore, a portion of the required series resistance (at least 10 k Ω) must be installed at the pin. A range of $\pm 25\%$ is quite practical when using this method.

Fine Gain

Each main DAC has independent fine gain control using the lower six bits in Register 0x03 (I DACGAIN[5:0]) and Register 0x06 (Q DACGAIN[5:0]). Unlike Coarse Gain Option 1, this impacts only the main DAC full-scale output current. These registers use straight binary format. One application in which straight binary format is critical is for side-band suppression while using a quadrature modulator. This is described in more detail in the Applications Information section.




Figure 99. Typical DAC Gain Characteristics

USING THE INTERNAL TERMINATION RESISTORS

The AD9117/AD9116/AD9115/AD9114 have four 62.5 Ω termination internal resistors (two for each DAC output). To use these resistors to convert the DAC output current to a voltage, connect each DAC output pin to the adjacent load pin. For example, on the I DAC, IOUTP must be shorted to RLIP and IOUTN must be shorted to RLIN. In addition, the CMLI or CMLQ pin must be connected to ground directly or through a resistor. If the output current is at the nominal 20 mA and the CMLI or CMLQ pin is tied directly to ground, this produces a dc common-mode bias voltage on the DAC output equal to 0.625 V. If the DAC dc bias must be higher than 0.625 V, an external resistor can be connected between the CMLI or CMLQ pin and ground. This part also has an internal common-mode resistor that can be enabled. This is explained in the Using the Internal Common-Mode Resistor section.




Figure 100. Simplified Internal Load Options

Using the Internal Common-Mode Resistor

These devices contain an adjustable internal common-mode resistor that can be used to increase the dc bias of the DAC outputs. By default, the common-mode resistor is not connected. When enabled, it can be adjusted from $\sim 60 \Omega$ to $\sim 260 \Omega$. Each main DAC has an independent adjustment using the lower six bits in Register 0x05 (IRCML[5:0]) and Register 0x08 (QRCML[5:0]).




Figure 101. Typical CML Resistor Value vs. Register Code

Using the CMLx Pins for Optimal Performance

The CMLx pins also serve to change the DAC bias voltages in the parts allowing them to run at higher dc output bias voltages. When running the bias voltage below 0.9 V and an AVDD of 3.3 V, the parts perform optimally when the CMLx pins are tied to ground. When the dc bias increases above 0.9 V, set the CMLx pins at 0.5 V for optimal performance. The maximum dc bias on the DAC output should be kept at or below 1.2 V when the supply is 3.3 V. When the supply is 1.8 V, keep the dc bias close to 0 V and connect the CMLx pins directly to ground.

APPLICATIONS INFORMATION

OUTPUT CONFIGURATIONS

The following sections illustrate some typical output configurations for the AD9114/AD9115/AD9116/AD9117. Unless otherwise noted, it is assumed that I_{OUTFS} is set to a nominal 20 mA. For applications requiring the optimum dynamic performance, a differential output configuration is suggested. A differential output configuration can consist of either an RF transformer or a differential op amp configuration. The transformer configuration provides the optimum high frequency performance and is recommended for any application that allows ac coupling. The differential op amp configuration is suitable for applications requiring dc coupling, signal gain, and/or a low output impedance.

A single-ended output is suitable for applications in which low cost and low power consumption are primary concerns.

DIFFERENTIAL COUPLING USING A TRANSFORMER

An RF transformer can be used to perform a differential-to-single-ended signal conversion, as shown in Figure 102. The distortion performance of a transformer typically exceeds that available from standard op amps, particularly at higher frequencies. Transformer coupling provides excellent rejection of common-mode distortion (that is, even-order harmonics) over a wide frequency range. It also provides electrical isolation and can deliver voltage gain without adding noise. Transformers with different impedance ratios can also be used for impedance matching purposes. The main disadvantages of transformer coupling are low frequency roll-off, lack of power gain, and high output impedance.




Figure 102. Differential Output Using a Transformer

The center tap on the primary side of the transformer must be connected to a voltage that keeps the voltages on IOUTP and IOUTN within the output common-mode voltage range of the device. Note that the dc component of the DAC output current is equal to I_{OUTFS} and flows out of both IOUTP and IOUTN. The center tap of the transformer should provide a path for this dc current. In most applications, AGND provides the most convenient voltage for the transformer center tap. The complementary voltages appearing at IOUTP and IOUTN (that is, V_{IOUTP} and V_{IOUTN}) swing symmetrically around AGND and should be maintained with the specified output compliance range of the AD9114/AD9115/AD9116/AD9117.

A differential resistor, R_{DIFF} , can be inserted in applications in which the output of the transformer is connected to the load, R_{LOAD} , via a passive reconstruction filter or cable. R_{DIFF} , as reflected by the transformer, is chosen to provide a source termination that results in a low voltage standing wave ratio (VSWR). Note that approximately half the signal power is dissipated across R_{DIFF} .

SINGLE-ENDED BUFFERED OUTPUT USING AN OP AMP

An op amp, such as the [ADA4899-1](#), can be used to perform a single-ended current-to-voltage conversion, as shown in Figure 103. Figure 103 is a simplified schematic. The REFIO pin must be buffered to keep the load current less than 100 nA. The AD9114/AD9115/AD9116/AD9117 are configured with a pair of series resistors, R_S , off each output. For best distortion performance, R_S should be set to 0 Ω . The feedback resistor, R_{FB} , determines the peak-to-peak signal swing by the formula

$$V_{\text{OUT}} = R_{\text{FB}} \times I_{\text{FS}}$$

The common-mode voltage of the output is determined by the formula

$$V_{\text{CM}} = V_{\text{REF}} \times \left(1 + \frac{R_{\text{FB}}}{R_B}\right) - \frac{R_{\text{FB}} \times I_{\text{FS}}}{2}$$

The maximum and minimum voltages out of the amplifier are, respectively,

$$V_{\text{MAX}} = V_{\text{REF}} \times \left(1 + \frac{R_{\text{FB}}}{R_B}\right)$$

$$V_{\text{MIN}} = V_{\text{MAX}} - I_{\text{FS}} \times R_{\text{FB}}$$




Figure 103. Single-Supply, Single-Ended Buffer

DIFFERENTIAL BUFFERED OUTPUT USING AN OP AMP

A dual op amp (see the circuit shown in Figure 104) can be used in a differential version of the single-ended buffer shown in Figure 103. Figure 104 is a simplified schematic. The REFIO pin must be buffered to keep the load current less than 100 nA. The same RC network is used to form a one-pole differential, low-pass filter to isolate the op amp inputs from the high frequency images produced by the DAC outputs. The feedback resistors, R_{FB} , determine the differential peak-to-peak signal swing by the formula

$$V_{OUT} = 2 \times R_{FB} \times I_{FS}$$

The maximum and minimum single-ended voltages out of the amplifier are, respectively,

$$V_{MAX} = V_{REF} \times \left(1 + \frac{R_{FB}}{R_B}\right)$$

$$V_{MIN} = V_{MAX} - R_{FB} \times I_{FS}$$

The common-mode voltage of the differential output is determined by the formula

$$V_{CM} = V_{MAX} - R_{FB} \times I_{FS}$$




Figure 104. Single-Supply Differential Buffer

AUXILIARY DACs

The DACs of the AD9114/AD9115/AD9116/AD9117 feature two versatile and independent 10-bit auxiliary DACs suitable for dc offset correction and similar tasks.

Because the AUXDACs are driven through the SPI port, they should never be used in timing-critical applications, such as inside analog feedback loops.

To keep the pin count reasonable, these auxiliary DACs each share a pin with the corresponding FSADJx resistor. They are, therefore, usable only when enabled and when that DAC is operated on its internal full-scale resistors. A simple I-to-V converter is implemented on-chip with selectable shunt resistors (3.2 kΩ to 16 kΩ) such that if REFIO is set to exactly 1 V, REFIO/2 equals 0.5 V and the following equation describes the no load output voltage:

$$V_{OUT} = 0.5 \text{ V} - \left(I_{DAC} - \frac{1.5}{R_S}\right) 16 \text{ k}\Omega$$

Figure 105 illustrates the function of all the SPI bits controlling these DACs with the exception of the QAUXEN (Register 0x0A) and IAUXEN (Register 0x0C) bits and gating to prohibit $R_S < 3.2 \text{ k}\Omega$.




Figure 105. AUXDAC Simplified Circuit Diagram

The SPI speed limits the update rate of the auxiliary DACs. The data is inverted such that I_{AUXDAC} is full scale at 0x000 and zero at 0x1FF, as shown in Figure 106.




Figure 106. AUXDAC Op Amp Output vs. Current, AVDD = 3.3 V No Load, AUXDAC 0x1FF to 0x000

Two registers are assigned to each DAC with 10 bits for the actual DAC current to be generated, a 3-bit offset (and gain) adjustment, a 2-bit current range adjustment, and an enable/disable bit. Setting the QAUXOFS (Register 0x0A) and IAUXOFS (Register 0x0C) bits to all 1s disables the respective op amp and routes the DAC current directly to the respective FSADJI/AUXI or FSADJQ/AUXQ pins. This is especially useful when the loads to be driven are beyond the limited capability of the on-chip amplifier.

When not enabled (QAUXEN or IAUXEN = 0), the respective DAC output is in open circuit.

DAC-TO-MODULATOR INTERFACING

The auxiliary DACs can be used for local oscillator (LO) cancellation when the DAC output is followed by a quadrature modulator. This LO feedthrough is caused by the input referred dc offset voltage of the quadrature modulator (and the DAC output offset voltage mismatch) and can degrade system performance. Typical DAC-to-quadrature modulator interfaces are shown in Figure 107 and Figure 108, with the series resistor value chosen to give an appropriate adjustment range. Figure 107 also shows external load resistors in use. Often, the input common-mode voltage for the modulator is much higher than the output compliance range of the DAC, so that ac coupling or a dc level shift is necessary. If the required common-mode input voltage on the quadrature modulator matches that of the DAC, the dc blocking capacitors in Figure 107 can be removed and the on-chip resistors can be connected.




Figure 107. Typical Use of Auxiliary DACs

Figure 108 shows a greatly simplified circuit that takes full advantage of the internal components supplied in the DAC. A low-pass or band-pass passive filter is recommended when spurious signals from the DAC (distortion and DAC images) at the quadrature modulator inputs can affect the system performance. In the example shown in Figure 108, the filter must be able to pass dc to properly bias the modulator. Placing the filter at the location shown in Figure 107 and Figure 108 allows easy design of the filter, because the source and load impedances can easily be designed close to 50 Ω for a 20 mA full-scale output. When the resistance at the modulator inputs is known, an optimum value for the series resistor can be calculated from the modulator input offset voltage ratings.




Figure 108. Typical Use of Auxiliary DACs When DC Coupling to Quadrature Modulator ADL537x Family

CORRECTING FOR NONIDEAL PERFORMANCE OF QUADRATURE MODULATORS ON THE IF-TO-RF CONVERSION

Analog quadrature modulators make it very easy to realize single sideband radios. These DACs are most often used to make radio transmitters, such as in cell phone towers. However, there are several nonideal aspects of quadrature modulator performance. Among these analog degradations are gain mismatch and LO feedthrough.

Gain Mismatch

The gain in the real and imaginary signal paths of the quadrature modulator may not be matched perfectly. This leads to less than optimal image rejection because the cancellation of the negative frequency image is less than perfect.

LO Feedthrough

The quadrature modulator has a finite dc referred offset, as well as coupling from its LO port to the signal inputs. These can lead to a significant spectral spur at the frequency of the quadrature modulator LO.

The AD9114/AD9115/AD9116/AD9117 have the capability to correct for both of these analog degradations. However, understand that these degradations drift over temperature; therefore, if close to optimal single sideband performance is desired, a scheme for sensing these degradations over temperature and correcting them may be necessary.

I/Q CHANNEL GAIN MATCHING

Fine gain matching is achieved by adjusting the values in the DAC fine gain adjustment registers. For the I DAC, these values are in the I DAC Gain register (Register 0x03, I DACGAIN[5:0]). For the Q DAC, these values are in the Q DAC gain register (Register 0x06, Q DACGAIN[5:0]). These are 6-bit values that cover $\pm 2\%$ of full scale. To perform gain compensation by starting from the default values of zero, raise the value of one of these registers a few steps until it can be determined if the amplitude of the unwanted image is increased or decreased. If the unwanted image increases in amplitude, remove the step and try the same adjustment on the other DAC control register. Iterate register changes until the rejection cannot be improved further. If the fine gain adjustment range is not sufficient to find a null (that is, the register goes full scale with no null apparent), adjust the course gain settings of the two DACs accordingly and try again. Variations on this simple method are possible.

Note that LO feedthrough compensation is independent of phase compensation. However, gain compensation can affect the LO compensation because the gain compensation may change the common-mode level of the signal. The dc offset of some modulators is common-mode level dependent. Therefore, it is recommended that the gain adjustment be performed prior to LO compensation.

LO FEEDTHROUGH COMPENSATION

To achieve LO feedthrough compensation in a circuit, each output of the two AUXDACs must be connected through a 10 k Ω resistor to one side of the differential DAC output. See the Auxiliary DACs section for details of how to use AUXDACs. The purpose of these connections is to drive a very small amount of current into the nodes at the quadrature modulator inputs, thereby adding a slight dc bias to one or the other of the quadrature modulator signal inputs.

To achieve LO feedthrough compensation, the user should start with the default conditions of the AUXDAC registers and then increment the magnitude of one or the other AUXDAC output voltages. While this is being done, the amplitude of the LO feedthrough at the quadrature modulator output should be sensed. If the LO feedthrough amplitude increases, try either decreasing the output voltage of the AUXDAC being adjusted or try adjusting the output voltage of the other AUXDAC. It may take practice before an effective algorithm is achieved. The AD9114/AD9115/AD9116/AD9117 evaluation board can be used to adjust the LO feedthrough down to the noise floor, although this is not stable over temperature.

RESULTS OF GAIN AND OFFSET CORRECTION

The results of gain and offset correction can be seen in Figure 109 and Figure 110. Figure 109 shows the output spectrum of the quadrature demodulator before gain and offset correction. Figure 110 shows the output spectrum after correction. The LO feedthrough spur at 450 MHz has been suppressed to the noise level. This result can be achieved by applying the correction, but the correction must be repeated after a large change in temperature.

Note that gain matching improves the negative frequency image rejection, but it is also related to the phase mismatch in the quadrature modulator. It can be improved by adjusting the relative phase between the two quadrature signals at the digital side or properly designing the low-pass filter between the DACs and quadrature modulators. Phase mismatch is frequency dependent; therefore, routines must be developed to adjust it if wideband signals are desired.




Figure 109. AD9114/AD9115/AD9116/AD9117 and ADL5370 with a Single-Tone Signal at 450 MHz, No Gain or LO Compensation





Figure 110. AD9114/AD9115/AD9116/AD9117 and ADL5370 with a Single-Tone Signal at 450 MHz, Gain and LO Compensation Optimized

OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MO-220-VJJD-2

Figure 111. 40-Lead Lead Frame Chip Scale Package [LFCSP]

6 mm × 6 mm and 0.85 mm Package Height

(CP-40-1)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-WJJD-5.

Figure 112. 40-Lead Lead Frame Chip Scale Package [LFCSP]

6 mm × 6 mm and 0.75 mm Package Height

(CP-40-9)

Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD9114BCPZ	–40°C to +85°C	40-Lead LFCSP	CP-40-1
AD9114BCPZRL7	–40°C to +85°C	40-Lead LFCSP	CP-40-1
AD9115BCPZ	–40°C to +85°C	40-Lead LFCSP	CP-40-1
AD9115BCPZRL7	–40°C to +85°C	40-Lead LFCSP	CP-40-1
AD9116BCPZ	–40°C to +85°C	40-Lead LFCSP	CP-40-1
AD9116BCPZRL7	–40°C to +85°C	40-Lead LFCSP	CP-40-1
AD9117BCPZ	–40°C to +85°C	40-Lead LFCSP	CP-40-1
AD9117BCPZRL7	–40°C to +85°C	40-Lead LFCSP	CP-40-1
AD9117BCPZN	–40°C to +85°C	40-Lead LFCSP	CP-40-9
AD9117BCPZNRL7	–40°C to +85°C	40-Lead LFCSP	CP-40-9
AD9114-DPG2-EBZ		Evaluation Board	
AD9115-DPG2-EBZ		Evaluation Board	
AD9116-DPG2-EBZ		Evaluation Board	
AD9117-DPG2-EBZ		Evaluation Board	

¹ Z = RoHS Compliant Part.