



TP3058, TP3059 Microprocessor Compatible COMBO®

General Description

The TP3058, TP3059 family consists of a μ -law and A-law monolithic PCM COMBO set utilizing the A/D and D/A conversion architecture shown in Figure 1 and a parallel I/O microprocessor bus interface. The devices are fabricated using National's advanced double poly microCMOS process.

The transmit section consists of an input gain adjust amplifier, an active RC pre-filter, and a switched-capacitor band-pass filter that rejects signals below 200 Hz and above 3400 Hz. A compressing coder samples the filtered signal and encodes it in the μ -225 law or A-law PCM format. Auto-zero circuitry is included on-chip. The receive section consists of an expanding decoder which reconstructs the analog signal from the compressed μ -law or A-law code, and a low pass filter which corrects for the $\sin x/x$ response of the decoder output and rejects signals above 3400 Hz. The receive output is a single-ended power amplifier capable of driving low impedance loads.

The TP3058 μ -law and TP3059 A-law devices are pin compatible parallel interface CODEC/filters for microprocessor and digital signal processor systems.

Features

- Complete CODEC and filtering system including:
 - Transmit high pass and low pass filtering
 - Receive low pass filter with $\sin x/x$ correction
 - Receive power amplifier
 - Active RC noise filters
 - μ -255 law Coder and DECoder—TP3058
 - A-law Coder and DECoder—TP3059
 - Internal precision voltage reference
 - Internal auto-zero circuitry
- Meets or exceeds all LSSGR and CCITT specifications
- Microprocessor interface independent of frame sync
- Low operating power—typically 60 mW
- Power-down standby mode—typically 3 mW
- 2 loopback test modes

Block Diagram





FIGURE 1

TL/H/8833-1

Connection Diagram



TL/H/8833-2

Order Number TP3058J or TP3059J
See NS Package Number J22A

Pin Descriptions

Symbol	Function	Symbol	Function
V_{BB}	Negative power supply pin. $V_{BB} = -5V \pm 5\%$	CLK	The clock input for the switched-capacitor filters and CODEC. Clock frequency must be 768 kHz, 772 kHz, 1.024 MHz or 1.28 MHz and must be synchronous with the μC system clock.
GNDA	Analog ground. All analog signals are referenced to this pin.	$\overline{FS}$	Frame sync input, which starts a new Encode and Decode cycle. Must occur at an 8 kHz rate to meet CCITT and LSSGR specifications.
VF_{R0}	Analog output of the receive power amplifier. This output can drive a 600Ω load to $\pm 2.5V$.	R	Input from the Microprocessor READ signal, which enables the COMBO bus drivers. May be asynchronous with $\overline{FS}$.
V_{CCA}	Positive power supply voltage pin for the analog circuitry. $V_{CCA} = 5V \pm 5\%$. Must be connected to V_{CCD} .	W	Input from the Microprocessor WRITE signal, which enables the COMBO bus receivers. May be asynchronous with $\overline{FS}$.
DB7	Bit 7 I/O on the data bus. The PCM LSB.	PCM/CNTL	This control input determines whether the information on the data bus is PCM data or control data.
DB6	Bit 6 I/O on the data bus.	V_{CCD}	Positive power supply pin for the bus drivers. $V_{CCD} = 5V \pm 5\%$. Must be connected to V_{CCA} .
DB5	Bit 5 I/O on the data bus.	GS_X	Analog output of the transmit input amplifier. Used to externally set gain.
DB4	Bit 4 I/O on the data bus.	VF_X^{I-}	Inverting input of the transmit input amplifier.
GNDD	Digital ground. All digital signals are referenced to this pin.	VF_X^{I+}	Non-inverting input of the transmit input amplifier.
DB3	Bit 3 I/O on the data bus.		
DB2	Bit 2 I/O on the data bus.		
DB1	Bit 1 I/O on the data bus.		
DB0	Bit 0 I/O on the data bus. This is the PCM sign bit.		

Functional Description

POWER-UP

When power is first applied, power-on reset circuitry initializes the COMBO and sets it in the power-down mode. All non-essential circuits are deactivated and the data bus outputs, DB0–DB7, and receive power amplifier output, VF_{RO}, are in high impedance states.

The TP3058 and TP3059 are powered-up via a command to the control register (see Control Register Functions). This sets the device in the standby mode with all circuitry activated, but encoding and decoding do not begin until PCM READ and PCM WRITE chip selects occur.

TABLE I. Control Bit Functions

Control Bits	Function												
C0, C1	Select Clock Frequency <table><tr><th>C0</th><th>C1</th><th>Frequency</th></tr><tr><td>0</td><td>X</td><td>1.024 MHz</td></tr><tr><td>1</td><td>0</td><td>0.768 MHz or 0.772 MHz</td></tr><tr><td>1</td><td>1</td><td>1.28 MHz</td></tr></table>	C0	C1	Frequency	0	X	1.024 MHz	1	0	0.768 MHz or 0.772 MHz	1	1	1.28 MHz
C0	C1	Frequency											
0	X	1.024 MHz											
1	0	0.768 MHz or 0.772 MHz											
1	1	1.28 MHz											
C2, C3	Digital and Analog Loopback <table><tr><th>C2</th><th>C3</th><th>Mode</th></tr><tr><td>1</td><td>X</td><td>digital loopback</td></tr><tr><td>0</td><td>1</td><td>analog loopback</td></tr><tr><td>0</td><td>0</td><td>normal</td></tr></table>	C2	C3	Mode	1	X	digital loopback	0	1	analog loopback	0	0	normal
C2	C3	Mode											
1	X	digital loopback											
0	1	analog loopback											
0	0	normal											
C4	Power-Down/Power-Up 1 = power-down 0 = power-up												
C5	TP3058—Don't care (Note 1) TP3059 1 = Not implemented. Do not use 0 = A-law with even bit inversion												
C6–C7	Don't Care (Note 1)												

Note 1: These bits are always set to "1" when reading back the control register.

DATA BUS NOMENCLATURE

The order of the data bus is as follows:

Data Type	DB0	DB7
PCM	Sign Bit	LSB
Control Data	C0	C7

MICROPROCESSOR WRITING THE BUS

The microprocessor may write to either the Control Register or PCM Receive Register by first setting up the $\overline{\text{PCM}}/\text{CNTL}$ address bit during a WRITE cycle. A CNTL WRITE may take place at any time without restriction, during either the powered-up or powered-down state.

A PCM WRITE cycle normally occurs once per frame, and may occur any time in the frame except during the $\overline{\text{FS}}$ falling edge. PCM data is held in a register and will not update the DAC until the next $\overline{\text{FS}}$ pulse starts a new decoding cycle.

MICROPROCESSOR READING THE BUS

The microprocessor may read either the Control Register, to verify the status of the device, or the PCM Transmit Register. Selection is again by means of the $\overline{\text{PCM}}/\text{CNTL}$ address input. A CNTL READ may take place at any time without restriction, during either the powered-up or powered-down state. A PCM READ cycle normally occurs once per frame, and may occur any time in the frame except during the $\overline{\text{FS}}$ falling edge.

COMBO TIMING

The CLK input signal provides timing for the encode and decode logic and the switched-capacitor filters. It must be one of the frequencies listed in Table I and must be correctly selected by control bits C0 and C1. $\overline{\text{FS}}$ is a sync input which starts both the Encode and Decode cycles. It must be an integer sub-multiple of CLK, and must occur at an 8 kHz rate to meet CCITT and LSSGR transmission specifications.

CONTROL REGISTER FUNCTIONS

Writing to the control register (see Table I) allows the user to set the various operating states of the TP3058 and TP3059. The control register can also be read back via the data bus to verify the current operating mode of the device.

1. CLK Select

Since one of three distinct clock frequencies may be used, the actual frequency must be known by the device for proper operation of the switched-capacitor filters. This is achieved by writing control register bits C0 and C1, normally in the same WRITE cycle that powers-up the device, and before any PCM data transfers take place.

2. Digital Loopback

In order to establish that a valid path has been selected through a network, it is sometimes desirable to be able to send data through the network to its destination, then loop it back through the network return path to the originating source where the data can be verified. This loopback function can be performed in the TP3058 and TP3059 by setting control register bit C2 to 1. With C2 set, the PCM data in the receive register will be written back onto the data bus during the next PCM WRITE cycle. In the digital loopback mode, the receive section is set to an idle channel condition in order to maintain a low impedance termination at VF_{RO}.

3. Analog Loopback

In the analog loopback mode, the transmit filter input is switched from the gain adjust amplifier to the receive power amplifier output, forming a unity-gain loop from the receive register back to the transmit register. This mode is entered by setting control register bits C2 to 0 and C3 to 1. The receive power amplifier continues to drive the load in this mode.

4. Power-Down/Power-Up

The TP3058, TP3059 may be put in the power-down mode by setting control register bit C4 to 1. Conversely, setting bit C4 to 0 powers-up the device.

Functional Description (Continued)


TRANSMIT FILTER AND ENCODE SECTION

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see *Figure 2*. The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of a 2nd order RC active pre-filter, followed by an 8th order switched-capacitor bandpass filter clocked at 256 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of companding type according to μ -255 law (TP3058) or A-law (TP3059) coding schemes. A precision voltage reference is trimmed in manufacturing to provide an input overload (t_{MAX}) of nominally 2.5V peak (see table of Transmission Characteristics). Any offset voltage due to the filters or comparator is cancelled by sign bit integration in the auto-zero circuit.

The total encoding delay referenced to a frame sync input select will be approximately 165 μ s (due to the transmit filter) plus 125 μ s (due to encoding delay), which totals 290 μ s.

TRANSMIT GAIN ADJUSTMENT

Figure 2 shows the connections for setting the Transmit input amplifier in non-inverting mode. Gains in excess of 20 dB can be obtained with this amplifier without significantly impairing the transmission performance of the device.



TL/H/8833-3

$$\text{Non-inverting transmit gain} = 20 \log_{10} \left(\frac{R1 + R2}{R2} \right)$$

Set gain to provide peak overload level = t_{MAX} at GSx (see Transmission Characteristics)

FIGURE 2. Transmit Gain Adjustment


DECODER AND RECEIVE FILTER SECTION

The receive section consists of an expanding DAC which drives a 5th order switched-capacitor low pass filter clocked at 256 kHz. The decoder is of A-law (TP3059) or μ -law (TP3058) coding law and the 5th order low pass filter corrects for the $\sin x/x$ attenuation due to the 8 kHz sample/


hold. The filter is then followed by a 2nd order RC active post-filter. The power amplifier output stage is capable of driving a 600 Ω load to a level of 7.2 dBm. The receive section has unity-gain. Each decoding cycle begins just prior to a $\overline{FS}$ pulse. The total decoder delay is 110 μ s (filter delay) plus 62.5 μ s ($1/2$ frame), which gives approximately 170 μ s, relative to the $\overline{FS}$ pulse following the microprocessor PCM WRITE cycle.

RECEIVE GAIN ADJUSTMENT

Receive gain adjustments with a high impedance load can be implemented with a simple 2-resistor potentiometer. Gain adjustments requiring matching to a transformer should use the equations given in the Applications section.



Maximum output power = 7.2 dBm total, 4.2 dBm to the load.



TL/H/8833-8

See Applications information for attenuator design guide.

FIGURE 3. Receive Gain Adjustment

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

GNDD to GNDA	$\pm 0.3V$
V _{CCA} or V _{CCD} to GNDD or GNDA	7V
V _{BB} to GNDD or GNDA	-7V

Voltage at Any Analog
Input or Output

$$V_{CC} + 0.3V \text{ to } V_{BB} - 0.3V$$

Voltage at Any Digital
Input or Output

$$V_{CC} + 0.3V \text{ to } V_{CCD} - 0.3V$$

Operating Temperature Range

$$-25^{\circ}C \text{ to } +125^{\circ}C$$

Storage Temperature Range

$$-65^{\circ}C \text{ to } +150^{\circ}C$$

Lead Temp. (Soldering, 10 sec.)

$$300^{\circ}C$$

ESD rating is to be determined.

Electrical Characteristics

Unless otherwise noted: V_{CCA} = V_{CCD} = 5.0V $\pm 5\%$, V_{BB} = -5V $\pm 5\%$, GNDD = GNDA = 0V, T_A = 0°C to 70°C; typical characteristics specified at nominal supply voltages, T_A = 25°C; all digital signals are referenced to GNDD, all analog signals are referenced to GNDA. Limits printed in **BOLD** characters are guaranteed for V_{CCA} = V_{CCD} = 5.0V $\pm 5\%$, V_{BB} = -5.0V $\pm 5\%$; T_A = 0°C to 70°C by correlation with 100% electrical testing at T_A = 25°C. All other limits are assured by correlation with other production tests and/or product design characterizations.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DIGITAL INTERFACE						
V _{IL}	Input Low Voltage				0.6	V
V _{IH}	Input High Voltage		2.2			V
V _{OL}	Output Low Voltage	DB0-DB7, I _L = 2.5 mA			0.4	V
V _{OH}	Output High Voltage	DB0-DB7, I _H = 2.5 mA	2.4			V
I _{IL}	Input Low Current	GNDD $\leq$ V _{IN} $\leq$ V _{IL}	-3		3	μA
I _{IH}	Input High Current	V _{IH} $\leq$ V _{IN} $\leq$ V _{CC}	-3		3	μA
I _{OZ}	Output Current in High Impedance State (TRI-STATE®)	DB0-DB7, GNDD $\leq$ V _O $\leq$ V _{CC}	-3		3	μA
ANALOG INTERFACE WITH TRANSMIT INPUT AMPLIFIER						
I _{LXA}	Input Leakage Current	-2.5V $\leq$ V $\leq$ +2.5V, VF _{XI} ⁺ or VF _{XI} ⁻	-200		200	nA
R _{LXA}	Input Resistance	-2.5V $\leq$ V $\leq$ +2.5V, VF _{XI} ⁺ or VF _{XI} ⁻	10			M Ω
R _{OXA}	Output Resistance, GS _X	Closed Loop, Unity Gain		1	3	Ω
R _{LXA}	Load Resistance, GS _X		10			k Ω
C _{LXA}	Load Capacitance, GS _X				50	pF
V _{OXA}	Output Dynamic Range, GS _X	R _L = 10 k Ω	-2.8		2.8	V
A _{VXA}	Voltage Gain	VF _{XI} ⁺ to GS _X	5000			V/V
F _{UXA}	Unity-Gain Bandwidth		1	2		MHz
V _{OSXA}	Offset Voltage		-20		20	mV
V _{CMXA}	Common-Mode Voltage	CMRR _{XA} > 60 dB	-2.5		2.5	V
CMRR _{XA}	Common-Mode Rejection Ratio	DC Test	60			dB
PSRR _{XA}	Power Supply Rejection Ratio	DC Test	60			dB
RECEIVE POWER AMPLIFIER						
R _{ORF}	Output Resistance, VF _{RO}			1	3	Ω
R _{LRF}	Load Resistance	VF _{RO} = $\pm 2.5V$	600			Ω
C _{LRF}	Load Capacitance				50	pF
V _{OSRO}	Output DC Offset Voltage		-200		200	mV
POWER DISSIPATION						
I _{CC0}	Power-Down Current	No Load (Note †)		0.5	1.5	mA
I _{BB0}	Power-Down Current	No Load (Note †)		0.05	0.3	mA
I _{CC1}	Active Current	No Load		6.0	9.0	mA
I _{BB1}	Active Current	No Load		6.0	9.0	mA


† I_{CC0} and I_{BB0} are measured after first achieving a power-up state.

Timing Specifications

Unless otherwise noted, $V_{CCA} = V_{CCD} = 5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$, $G_{NDA} = 0V$, $T_A = 0^\circ C$ to $70^\circ C$; typical characteristics specified at $V_{CCA} = V_{CCD} = 5.0V$, $V_{BB} = -5.0V$, $T_A = 25^\circ C$; all signals are referenced to G_{NDA} . Timing specifications are measured at $V_{OH} = 2.0V$ and $V_{OL} = 0.7V$. Limits printed in **BOLD** characters are guaranteed for $V_{CCA} = V_{CCD} = 5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$; $T_A = 0^\circ C$ to $70^\circ C$ by correlation with 100% electrical testing at $T_A = 25^\circ C$. All other limits are assured by correlation with other production tests and/or product design characterizations. See Definitions and Timing Conventions for test methods information.

Symbol	Parameter	Conditions	Min	Max	Units
t_{PC}	Period of Clock		760		ns
t_{WCH}	Width of Clock High		330		ns
t_{WCL}	Width of Clock Low		330		ns
t_{RC}	Rise Time of Clock			50	ns
t_{FC}	Fall Time of Clock			50	ns
t_{WFL}	Width of $\overline{FS}$ Low		200	100	ns μs
t_{HFR}	Hold Time, $\overline{FS}$ Low to R	PCM READ Only	100		ns
t_{SRF}	Set-Up Time, R Low to $\overline{FS}$	PCM READ Only	100		ns
t_{HFW}	Hold Time, $\overline{FS}$ Low to W	PCM WRITE Only	100		ns
t_{SWF}	Set-Up Time, W Low to $\overline{FS}$	PCM WRITE Only	100		ns
t_{WRH}	Width of R High		75		ns
t_{WWH}	Width of W High		125		ns
t_{DRD}	Delay Time, R to Data Valid	$C_L = 100$ pF		65	ns
t_{ZRD}	Float Delay, R Low to DB High-Z		0	80	ns
t_{SDW}	Set-Up Time, DB to W Low		75		ns
t_{HWD}	Hold Time, W Low to DB		25		ns
t_{SPWR}	Set-Up Time, $\overline{PCM}/\overline{CNTL}$ to R or W		20		ns
t_{HWRP}	Hold-Time, W or R to $\overline{PCM}/\overline{CNTL}$		100		ns
t_{HCF}	Hold-Time, $\overline{FS}$ Low after CLK High		100		ns
t_{SFC}	Set-Up Time, $\overline{FS}$ High to CLK High		100		ns
t_{PFS}	Period of $\overline{FS}$ (Note 4)	CLK = 1.024 MHz	70		μs

Timing Diagram



TL/H/8833-4

Transmission Characteristics

Unless otherwise specified: $T_A = 0^\circ\text{C}$ to 70°C , $V_{CCA} = V_{CCD} = 5\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $\text{GNDD} = \text{GNDA} = 0\text{V}$, $f = 1.02\text{ kHz}$, $V_{IN} = 0\text{ dBm0}$, transmit input amplifier connected for unity-gain non-inverting. Limits printed in **BOLD** characters are guaranteed for $V_{CCA} = V_{CCD} = 5.0\text{V} \pm 5\%$ and $V_{BB} = -5.0\text{V} \pm 5\%$; $T_A = 0^\circ\text{C}$ to 70°C by correlation with 100% testing at $T_A = 25^\circ\text{C}$. All other limits are assured by correlation with production tests and/or product design and characterization.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
AMPLITUDE RESPONSE						
	Absolute Levels	Nominal 0 dBm0 Level is 4 dBm (600 Ω)				
	0 dBm0	TP3058 TP3059		1.2276 1.2276		V _{rms} V _{rms}
I_{MAX}	Maximum Overload Level	TP3058 (+3.17 dBm0) TP3059 (+3.14 dBm0)		2.501 2.492		V _{PK} V _{PK}
G_{XA}	Transmit Gain, Absolute	$T_A = 25^\circ\text{C}$, $V_{CCA} = V_{CCD} = 5.0\text{V}$, $V_{BB} = -5.0\text{V}$ Input at $GS_X = 0\text{ dBm0}$ at 1020 Hz	-0.15		0.15	dB
G_{XR}	Transmit Gain, Relative to G_{XA}	$f = 16\text{ Hz}$ $f = 50\text{ Hz}$ $f = 60\text{ Hz}$ $f = 200\text{ Hz}$ $f = 300\text{ Hz}$ –3000 Hz $f = 3300\text{ Hz}$ $f = 3400\text{ Hz}$ $f = 4000\text{ Hz}$ $f = 4600\text{ Hz}$ and Up, Measure Response from 0 Hz to 4000 Hz	-1.8 -0.15 -0.35 -0.7		-40 -30 -26 -0.1 0.15 0.1 0 -14 -32	dB dB dB dB dB dB dB dB dB
G_{XAT}	Absolute Transmit Gain Variation with Temperature	Relative to G_{XA}	-0.1		0.1	dB
G_{XAV}	Absolute Transmit Gain Variation with Supply Voltage	Relative to G_{XA}	-0.05		0.05	dB
G_{XRL}	Transmit Gain Variation with Level	Sinusoidal Test Method Reference Level = -10 dBm0 $VF_X ^{+} = -40\text{ dBm0}$ to +3 dBm0 $VF_X ^{+} = -50\text{ dBm0}$ to -40 dBm0 $VF_X ^{+} = -55\text{ dBm0}$ to -50 dBm0	-0.2 -0.4 1.2		0.2 0.4 1.2	dB dB dB
G_{RA}	Receive Gain, Absolute	$T_A = 25^\circ\text{C}$, $V_{CCA} = V_{CCD} = 5\text{V}$, $V_{BB} = -5\text{V}$ Input = Digital Code Sequence for 0 dBm0 Signal at 1020 Hz	-0.15		0.15	dB
G_{RR}	Receive Gain, Relative to G_{RA}	$f = 0\text{ Hz}$ to 3000 Hz $f = 3300\text{ Hz}$ $f = 3400\text{ Hz}$ $f = 4000\text{ Hz}$	-0.15 -0.35 -0.7		0.15 0.05 0 -14	dB dB dB dB
G_{RAT}	Absolute Receive Gain Variation with Temperature	Relative to G_{RA}	-0.1		0.1	dB
G_{RAV}	Absolute Receive Gain Variation with Supply Voltage	Relative to G_{RA}	-0.05		0.05	dB
G_{RRL}	Receive Gain Variation with Level	Sinusoidal Test Method; Reference Input PCM Code Corresponds to an Ideally Encoded PCM Level = -40 dBm0 to +3 dBm0 = -50 dBm0 to -40 dBm0 = -55 dBm0 to -50 dBm0	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB
V_{RO}	Receive Output Drive Level	$R_L = 600\Omega$	-2.5		2.5	V

Transmission Characteristics (Continued)

Unless otherwise specified: $T_A = 0^\circ\text{C}$ to 70°C , $V_{CCA} = V_{CCD} = 5\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $GNDD = GNDA = 0\text{V}$, $f = 1.02\text{ kHz}$, $V_{IN} = 0\text{ dBm0}$, transmit input amplifier connected for unity-gain non-inverting. Limits printed in **BOLD** characters are guaranteed for $V_{CCA} = V_{CCD} = 5.0\text{V} \pm 5\%$ and $V_{BB} = -5.0\text{V} \pm 5\%$; $T_A = 0^\circ\text{C}$ to 70°C by correlation with 100% testing at $T_A = 25^\circ\text{C}$. All other limits are assured by correlation with production tests and/or product design and characterization.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
ENVELOPE DELAY DISTORTION WITH FREQUENCY						
D _{XA}	Transmit Delay, Absolute	f = 1600 Hz		290	315	μs
D _{XR}	Transmit Delay, Relative to D _{XA}	f = 500 Hz–600 Hz		195	220	μs
		f = 600 Hz–800 Hz		120	145	μs
		f = 800 Hz–1000 Hz		50	75	μs
		f = 1000 Hz–1600 Hz		20	40	μs
		f = 1600 Hz–2600 Hz		55	75	μs
		f = 2600 Hz–2800 Hz		80	105	μs
		f = 2800 Hz–3000 Hz		130	155	μs
D _{RA}	Receive Delay, Absolute	f = 1600 Hz		180	200	μs
D _{RR}	Receive Delay, Relative to D _{RA}	f = 500 Hz–1000 Hz	–40	–25		μs
		f = 1000 Hz–1600 Hz	–30	–20		μs
		f = 1600 Hz–2600 Hz		70	90	μs
		f = 2600 Hz–2800 Hz		100	125	μs
		f = 2800 Hz–3000 Hz		145	175	μs
NOISE						
N _{XC}	Transmit Noise, C Message Weighted	TP3058, (Note 1)		12	15	dBrnC0
N _{XP}	Transmit Noise, P Message Weighted	TP3059, (Note 1)		–74	–69	dBm0p
N _{RC}	Receive Noise, C Message Weighted	TP3058, PCM Code Equals Alternating Positive and Negative Zero		8	11	dBrnC0
N _{RP}	Receive Noise, P Message Weighted	TP3059, PCM Code Equals Positive Zero		–82	–79	dBm0p
N _{RS}	Noise, Single Frequency	f = 0 kHz to 100 kHz, Loop Around Measurement, V _{FXI} ⁺ = 0V			–53	dBm0
PPSR _X	Positive Power Supply Rejection, Transmit	V _{CCA} = V _{CCD} = 5.0 V _{DC} + 100 mVrms f = 0 kHz–50 kHz (Note 2)	40			dB
NPSR _X	Negative Power Supply Rejection, Transmit	V _{BB} = –5.0 V _{DC} + 100 mVrms f = 0 kHz–50 kHz (Note 2)	40			dB
PPSR _R	Positive Power Supply Rejection, Receive	PCM Code Equals Positive Zero for TP3058 and TP3059 V _{CC} = 5.0 V _{DC} + 100 mVrms f = 0 Hz–4000 Hz	40			dB
		f = 4 kHz–25 kHz	40			dB
		f = 25 kHz–50 kHz	36			dB
NPSR _R	Negative Power Supply Rejection, Receive	PCM Code Equals Positive Zero for TP3058 and TP3059 V _{BB} = –5.0 V _{DC} + 100 mVrms f = 0 Hz–4000 Hz	40			dB
		f = 4 kHz–25 kHz	40			dB
		f = 25 kHz–50 kHz	36			dB
SOS	Spurious Out-of-Band Signals at the Channel Output	0 dBm0, 300 Hz–3400 Hz Input Applied to V _{FXI} ⁺ , Measure Individual Image Signals at V _{FRO}				
		4600 Hz–7600 Hz			–32	dB
		7600 Hz–8400 Hz			–40	dB
		8400 Hz–100,000 Hz			–32	dB

Transmission Characteristics (Continued)

(All Devices) Unless otherwise specified: $T_A = 0^\circ\text{C}$ to 70°C , $V_{CCA} = V_{CCD} = 5\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $\text{GNDD} = \text{GNDA} = 0\text{V}$, $f = 1.02\text{ kHz}$, $V_{IN} = 0\text{ dBm0}$, transmit input amplifier connected for unity-gain non-inverting. Limits printed in **BOLD** characters are guaranteed for $V_{CC} = 5.0\text{V} \pm 5\%$ and $V_{BB} = -5.0\text{V} \pm 5\%$; $T_A = 0^\circ\text{C}$ to 70°C by correlation with 100% testing at $T_A = 25^\circ\text{C}$. All other limits are assured by correlation with production tests and/or product design and characterization.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DISTORTION						
STD _X STD _R	Signal to Total Distortion Transmit or Receive Half-Channel	Sinusoidal Test Method (Note 3) Level = 3.0 dBm0 = 0 dBm0 to -30 dBm0 = -40 dBm0 XMT RCV = -55 dBm0 XMT RCV	33 36 29 30 14 15			dB dB dB dB dB dB
SFD _X	Single Frequency Distortion, Transmit				-46	dB
SFD _R	Single Frequency Distortion, Receive				-46	dB
IMD	Intermodulation Distortion	$ VF_X ^{+} = -4\text{ dBm0 to }-21\text{ dBm0}$, Two Frequencies in the Range 300 Hz–3400 Hz			-41	dB
CROSSTALK						
CT _{X-R}	Transmit to Receive Crosstalk 0 dBm0 Transmit Level	$f = 300\text{ Hz} - 3000\text{ Hz}$ at 0 dBm0 Transmission Level Steady PCM Receive Code		-90	-70	dB
CT _{R-X}	Receive to Transmit Crosstalk 0 dBm0 Receive Level	$f = 300\text{ Hz} - 3000\text{ Hz}$ at 0 dBm0 Transmit Level (Note 2)		-90	-70	dB

Note 1: Measured by extrapolation from the distortion test result. At -50 dBm0

Note 2: CT_{R-X}, PPSR_X, and NPSR_X are measured with a -50 dBm0 activation signal applied at $|VF_X|^{+}$.

Note 3: Using C message weighted filter.

Note 4: Must be 125 μs to meet CCITT and LSSGR specifications.

Encoding Format At Data Bus Output

	TP3058 $\mu\text{-Law}$								TP3059 True A-Law, C5 = 0 (Includes Even Bit Inversion)							
	MSB				LSB				MSB				LSB			
$V_{IN} = +\text{ Full-Scale}$	1	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0
$V_{IN} = 0\text{V}$	1	1	1	1	1	1	1	1	1	1	0	1	0	1	0	1
	0	1	1	1	1	1	1	1	0	1	0	1	0	1	0	1
$V_{IN} = -\text{ Full-Scale}$	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0

Applications Information

POWER SUPPLIES

While the pins of the TP3058/9 family are well protected against electrical misuse, however, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used. GNDA and GNDD MUST be connected together adjacent to each COMBO, not on the connector or backplane wiring.

All ground connections to each device should meet at a common point as close as possible to the GNDA pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1 μ F supply decoupling capacitors should be connected from this common ground point to V_{CCA} and V_{BB} .


For best performance, the ground point of each COMBO on a card should be connected to a common card ground in star formation, rather than via a ground bus. This common ground point should be decoupled to V_{CC} and V_{BB} with 10 μ F capacitors.

The positive power supply to the bus drivers, V_{CCD} , is provided on a separate pin from the positive supply for the COMBO circuits to minimize noise injection when driving the bus. V_{CCA} and V_{CCD} MUST be connected together close to the COMBO at the point where the 0.1 μ F decoupling capacitor is connected.

Application Note AN370 provides further guidance on board layout techniques.

RECEIVE GAIN ADJUSTMENT

For applications where a TP3050 family CODEC/filter receive output must drive a 600 Ω load, but a peak swing lower than ± 2.5 V is required, the receive gain can be easily adjusted by inserting a matched T-pad or π -pad at the output as shown in Figure 4. Table II lists the required resistor values for 600 Ω terminations. As these are generally non-standard values, the equations can be used to compute the attenuation of the closest practical set of resistors. It may be necessary to use unequal values for the R1 or R4 arms of the attenuators to achieve a precise attenuation. Generally it is tolerable to allow a small deviation of the input impedance from nominal while still maintaining a good return loss. For example a 30 dB return loss against 600 Ω is obtained if the output impedance of the attenuator is in the range 282 Ω to 319 Ω (assuming a perfect transformer).



TL/H/8833-5

$$R1 = Z1 \left(\frac{N^2 + 1}{N^2 - 1} \right) - 2\sqrt{Z1Z2} \left(\frac{N}{N^2 - 1} \right)$$

$$R2 = 2\sqrt{Z1Z2} \left(\frac{N}{N^2 - 1} \right)$$

$$\text{Where: } N = \sqrt{\frac{\text{POWER IN}}{\text{POWER OUT}}}$$


and

$$S = \sqrt{\frac{Z1}{Z2}}$$

$$\text{Also: } Z = \sqrt{Z_{SC} Z_{OC}}$$

Where Z_{SC} = Impedance with short circuit termination

and Z_{OC} = Impedance with open circuit termination



TL/H/8833-6

$$R3 = \sqrt{\frac{Z1Z2}{2}} \left(\frac{N^2 - 1}{N} \right)$$

$$R4 = Z1 \left(\frac{N^2 - 1}{N^2 - 2NS + 1} \right)$$

FIGURE 4. Receive Gain Adjustment for Matched Loads

Applications Information (Continued)

TABLE II. Attenuator Tables for $Z1 = Z2 = 300\Omega$
(All Values in Ω)

dB	R1	R2	R3	R4
0.1	1.7	26k	3.5	52k
0.2	3.5	13k	6.9	26k
0.3	5.2	8.7k	10.4	17.4k
0.4	6.9	6.5k	13.8	13k
0.5	8.5	5.2k	17.3	10.5k
0.6	10.4	4.4k	21.3	8.7k
0.7	12.1	3.7k	24.2	7.5k
0.8	13.8	3.3k	27.7	6.5k
0.9	15.5	2.9k	31.1	5.8k
1.0	17.3	2.6k	34.6	5.2k
2	34.4	1.3k	70	2.6k
3	51.3	850	107	1.8k
4	68	650	144	1.3k
5	84	494	183	1.1k
6	100	402	224	900

TABLE II. Attenuator Tables for $Z1 = Z2 = 300\Omega$
(All Values in Ω) (Continued)

dB	R1	R2	R3	R4
7	115	380	269	785
8	379	284	317	698
9	143	244	370	630
10	156	211	427	527
11	168	184	490	535
12	180	161	550	500
13	190	142	635	473
14	200	125	720	450
15	210	110	816	430
16	218	98	924	413
18	233	77	1.17k	386
20	246	61	1.5k	366

Typical Application

Figure 5 shows a typical application of the TP3058/9 with a microprocessor having non-multiplexed address and data ports. The COMBO clocks, CLK and $\overline{FS}$, are derived from a crystal-controlled counter chain. The 8 kHz $\overline{FS}$ signal is also used as an Interrupt to the processor, prompting it to generate a PCM READ and PCM WRITE cycle sometime during the next frame period.




FIGURE 5. Typical Application

TL/H/8833-7