

CLOCK GENERATOR FOR CAVIUM PROCESSORS

ICS840S06I

General Description



The ICS840S06I is a PLL-based clock generator specifically designed for Cavium Networks SoC processors. This high performance device is optimized to generate the processor core reference clock, the DDR reference clocks, the PCI/PCI-X bus clocks, and the clocks for both the Gigabit Ethernet MAC and PHY. The clock generator offers ultra low-jitter, low-skew clock outputs, and edge rates that easily meet the input requirements for the OCTEON processors. The output frequencies are generated from a 25MHz external input source or an external 25MHz parallel resonant crystal. The extended temperature range of the ICS840S06I supports telecommunication, networking, and storage requirements.


Features

- Six LVCMOS/ LVTTTL outputs, 20 Ω typical output impedance
 - One selectable core clock for the processor
 - One selectable clock for the PCI/ PCI-X bus
 - One 125MHz clock reference for GbE MAC
 - Three 25MHz clock references for GbE PHY
- Selectable external crystal or differential (single-ended) input source
- Crystal oscillator interface designed for 25MHz, parallel resonant crystal
- Differential input pair (CLK, nCLK) accepts LVPECL, LVDS, LVHSTL, SSTL, HCSL input levels
- Internal resistor bias on nCLK pin allows the user to drive CLK input with external single-ended (LVCMOS/ LVTTTL) input levels
- Full 3.3V or mixed 3.3V core/2.5V output supply mode
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) packages

Applications

- Systems using OCTEON MIPS64 Broadband Processors
- Networking, control and storage equipment, including routers, switches, application-aware gateways, triple-play gateways, WLAN and 3G/4G access and aggregation devices, storage arrays, storage networking equipment, servers, and intelligent NICs
- 802.11 a/b/g/n wireless for home data and multimedia distribution
- QoS for high quality Voice, Video, and Data service
- Next-generationPON, VDSL2, and Cable networks
- High-performance NAS
- Audio/Video Storage and distribution
- Consumer space media server

Pin Assignment



The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

Block Diagram




Table 1. Pin Descriptions

Number	Name	Type		Description
1, 15	V _{DD}	Power		Core supply pins.
2	nPLL_SEL	Input	Pulldown	PLL bypass. When LOW, selects PLL (PLL Enable). When HIGH, deselects the reference clock (PLL Bypass). LVCMOS/LVTTL interface levels.
3, 4	XTAL_IN, XTAL_OUT	Input		Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input.
5	nXTAL_SEL	Input	Pulldown	Selects XTAL inputs when LOW. Selects differential clock (CLK, nCLK) input when HIGH. LVCMOS/LVTTL interface levels.
6	CLK	Input	Pulldown	Non-inverting differential clock input.
7	nCLK	Input	Pullup/ Pulldown	Inverting differential clock input. Internal resistor bias to V _{DD} /2.
8, 20, 21, 27	GND	Power		Power supply ground.
9, 10	PCI_SEL1, PCI_SEL0	Input	Pulldown	Selects the PCI/PCI-X reference clock output frequency. See Table 3B. LVCMOS/LVTTL interface levels.
11, 12, 13, 14	nc	Unused		No connect.
16	V _{DDA}	Power		Analog supply pin.
17	V _{DDO_A}	Power		Bank A output supply pin. 3.3 V or 2.5V supply.
18, 23, 26, 29, 30, 31	QA, QB, QC, QREF2, QREF1, QREF0	Output		Single-ended outputs. LVCMOS/LVTTL interface levels.
19	nOE_REF	Input	Pulldown	Active LOW output enable. When logic HIGH, the outputs are in high impedance (HI-Z). When logic LOW, the outputs are enabled. LVCMOS/LVTTL interface levels.
22	CORE_SEL	Input	Pulldown	Selects the processor core clock output frequency. The output frequency is 50MHz when LOW, and 33.333MHz when HIGH. See Table 3A. LVCMOS/LVTTL interface levels.
24	V _{DDO_B}	Power		Bank B output supply pin. 3.3 V or 2.5V supply.
25	V _{DDO_C}	Power		Bank C output supply pin. 3.3 V or 2.5V supply.
28, 32	V _{DDO_REF}	Power		REF bank output supply pins. 3.3 V or 2.5V supply.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, *Pin Characteristics*, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C_{IN}	Input Capacitance			4		pF
C_{PD}	Power Dissipation Capacitance (per output)	$V_{DD}, V_{DDO_X} = 3.465V$		TBD		pF
		$V_{DD} = 3.465V, V_{DDO_X} = 2.625V$		TBD		pF
R_{PULLUP}	Input Pullup Resistor			51		k Ω
$R_{PULLDOWN}$	Input Pulldown Resistor			51		k Ω
R_{OUT}	Output Impedance	QA, QB, QC, QREF[0:2] $V_{DDO_X} = 3.465V$		20		Ω
		QA, QB, QC, QREF[0:2] $V_{DDO_X} = 2.625V$		25		Ω

NOTE: V_{DDO_X} denotes V_{DDO_B} , V_{DDO_C} , V_{DDO_D} and V_{DDO_REF} .

Function Tables

Table 3A. Control Input Function Table

Input	Output Frequency
CORE_SEL	QA
0	50MHz
1	33.333MHz

Table 3B. Control Input Function Table

Inputs		Output Frequency
PCI_SEL1	PCI_SEL0	QB
0	0	133.333MHz
0	1	100.000MHz
1	0	66.6667MHz
1	1	33.333MHz

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V_{DD}	4.6V
Inputs, V_I	-0.5V to $V_{DD} + 0.5V$
Outputs, V_O (LVCMOS)	-0.5V to $V_{DD} + 0.5V$
Outputs, I_O (LVPECL) Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, θ_{JA}	39.5°C/W (0 mps)
Storage Temperature, T_{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDO_X} = 3.3V \pm 5\%$, $T_A = -40^\circ\text{C}$ to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDA}	Analog Supply Voltage		$V_{DD} - 0.16$	3.3	V_{DD}	V
V_{DDO_X}	Output Supply Voltage		3.135	3.3	3.465	V
I_{DD}	Power Supply Current			140		mA
I_{DDA}	Analog Supply Current			16		mA
I_{DDO_X}	Output Supply Current			20		mA

NOTE: V_{DDO_X} denotes V_{DDO_B} , V_{DDO_C} , V_{DDO_D} and V_{DDO_REF} .

Table 4B. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO_X} = 2.5V \pm 5\%$, $T_A = -40^\circ\text{C}$ to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDA}	Analog Supply Voltage		$V_{DD} - 0.16$	3.3	V_{DD}	V
V_{DDO_X}	Output Supply Voltage		2.375	2.5	2.625	V
I_{DD}	Power Supply Current			130		mA
I_{DDA}	Analog Supply Current			16		mA
I_{DDO_X}	Output Supply Current			16		mA

NOTE: V_{DDO_X} denotes V_{DDO_B} , V_{DDO_C} , V_{DDO_D} and V_{DDO_REF} .

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO_X} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $T_A = -40^\circ\text{C}$ to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage			2		$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage			-0.3		0.8	V
I_{IH}	Input High Current	nPLL_SEL, CORE_SEL, nXTAL_SEL, PCI_SEL[0:1], nOE_REF	$V_{DD} = V_{IN} = 3.465V$			150	μA
I_{IL}	Input Low Current	nPLL_SEL, CORE_SEL, nXTAL_SEL, PCI_SEL[0:1], nOE_REF	$V_{DD} = 3.465V$, $V_{IN} = 0V$	-10			μA
V_{OH}	Output High Voltage; NOTE 1		$V_{DDO_X} = 3.465V$	2.6			V
			$V_{DDO_X} = 2.625V$	1.8			V
V_{OL}	Output Low Voltage: NOTE 1		$V_{DDO_X} = 3.465V$ or $2.625V$			0.5	V

NOTE 1: Outputs terminated with 50Ω to $V_{DDO_X}/2$. See Parameter Measurement Information, *Output Load Test Circuit diagram*.

Table 4C. Differential DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40^\circ\text{C}$ to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I_{IH}	Input High Current	CLK/nCLK	$V_{DD} = V_{IN} = 3.465V$			150	μA
I_{IL}	Input Low Current	CLK	$V_{DD} = 3.465V$, $V_{IN} = 0V$	-10			μA
		nCLK	$V_{DD} = 3.465V$, $V_{IN} = 0V$	-150			μA
V_{PP}	Peak-to-Peak Input Voltage; NOTE 1			0.15		1.3	V
V_{CMR}	Common Mode Input Voltage; NOTE 1, 2			0.5		$V_{DD} - 0.85$	V

NOTE 1: V_{IL} should not be less than -0.3V.

NOTE 2: Common mode voltage is defined as V_{IH} .

Table 5. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				300	μW

NOTE: Characterized using an 18pF parallel resonant crystal.

AC Electrical Characteristics

Table 6. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO_X} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Parameter	Symbol		Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency	QA	CORE_SEL = 0		50		MHz
		QA	CORE_SEL = 1		33.333		MHz
		QB	PCI_SEL[1:0] = 00		133.333		MHz
		QB	PCI_SEL[1:0] = 01		100		MHz
		QB	PCI_SEL[1:0] = 10		66.667		MHz
		QB	PCI_SEL[1:0] = 11		33.333		MHz
		QC			125		MHz
		QREF[0:2]			25		MHz
$t_{sk(b)}$	Bank Skew; NOTE 2, 4	QREF[0:2]			400		ps
$t_{sk(pp)}$	Part-to-Part Skew; NOTE 3, 4	QREF[0:2]					ps
$t_{jit(cc)}$	Cycle-to-Cycle Jitter	QA, QB,			60		ps
		QC			100		ps
$t_{jit(\emptyset)}$	RMS Phase Jitter, (Random); NOTE 1	QREF[0:2]	25MHz (10kHz to 5MHz)		0.73		ps
		QC	125MHz (1.875MHz to 20MHz)		0.78		ps
t_R / t_F	Output Rise/Fall Time	QA, QB, QC, QREF[0:2]	20% to 80%		0.80		ns
odc	Output Duty Cycle	QA, QB, QC, QREF[0:2]		40		60	%

All parameters measured at f_{MAX} unless noted otherwise.


NOTE 1: Refer to the phase noise plot.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.


Parameter Measurement Information




3.3V Core/3.3V LVCMOS Output Load AC Test Circuit




3.3V Core/2.5V LVCMOS Output Load AC Test Circuit




Differential Input Level



LVCMOS Part-to-Part Skew




RMS Phase Jitter




Output Rise/Fall Time


Parameter Measurement Information, continued



Bank Skew



Cycle-to-Cycle Jitter



Output Duty Cycle/Pulse Width/Period

Application Information

Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how the differential input can be wired to accept single-ended levels. The reference voltage $V_{REF} = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_{REF} in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{DD} = 3.3V$, V_{REF} should be 1.25V and $R2/R1 = 0.609$.




Figure 1. Single-Ended Signal Driving Differential Input

Power Supply Filtering Technique

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS840S06I provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD} , V_{DDA} and V_{DDO_X} should be individually connected to the power supply plane through vias, and 0.01 μF bypass capacitors should be used for each pin. Figure 2 illustrates this for a generic V_{DD} pin and also shows that V_{DDA} requires that an additional 10 Ω resistor along with a 10 μF bypass capacitor be connected to the V_{DDA} pin.




Figure 2. Power Supply Filtering

Recommendations for Unused Input and Output Pins

Inputs:

CLK/nCLK $\bar$ Inputs

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a 1k Ω resistor can be tied from CLK to ground.

Crystal Inputs

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a 1k Ω resistor can be tied from XTAL_IN to ground.

LVC MOS Control Pins

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A 1k Ω resistor can be used.

Outputs:

LVC MOS Outputs

All unused LVC MOS outputs can be left floating. We recommend that there is no trace attached.

Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figures 3A to 3F show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult with the vendor of the driver

component to confirm the driver termination requirements. For example, in Figure 3A, the input termination applies for IDT HiPerClockS open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 3A. HiPerClockS CLK/nCLK Input Driven by an IDT Open Emitter HiPerClockS LVHSTL Driver




Figure 3B. HiPerClockS CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 3C. HiPerClockS CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 3D. HiPerClockS CLK/nCLK Input Driven by a 3.3V LVDS Driver




Figure 3E. HiPerClockS CLK/nCLK Input Driven by a 3.3V HCSL Driver




Figure 3F. HiPerClockS CLK/nCLK Input Driven by a 2.5V SSTL Driver

Crystal Input Interface

The ICS840S06I has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 4* below were determined using a 25MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




Figure 4. Crystal Input Interface

LVC MOS to XTAL Interface

The XTAL_IN input can accept a single-ended LVC MOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 5*. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVC MOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (R_o) plus the series resistance (R_s) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R_1 and R_2 in parallel should equal the transmission line impedance. For most 50Ω applications, R_1 and R_2 can be 100Ω. This can also be accomplished by removing R_1 and making R_2 50Ω.




Figure 5. General Diagram for LVC MOS Driver to XTAL Input Interface

VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 6*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as “heat pipes”. The number of vias (i.e. “heat pipes”) are

application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor’s Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 6. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

Power Considerations

This section provides information on power dissipation and junction temperature for the ICS840S06I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS840S06I is the sum of the core power, analog power, and power dissipated in the load. The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

Core Output Power Dissipation

- Power (core)_{MAX} = $V_{DD_MAX} * (I_{EE_MAX} + I_{DDA} + I_{DDO}) = 3.465V * (140mA + 16mA + 20mA) = 609.84mW$

LVC MOS Output Power Dissipation

- Output Impedance R_{OUT} Power Dissipation due to Loading 50Ω to $V_{DDO}/2$
Output Current $I_{OUT} = V_{DDO_MAX} / [2 * (50\Omega + R_{OUT})] = 3.465V / [2 * (50\Omega + 20\Omega)] = 24.8mA$
- Power Dissipation on the R_{OUT} per LVC MOS output
Power (R_{OUT}) = $R_{OUT} * (I_{OUT})^2 = 20\Omega * (24.8mA)^2 = 12.3mW$ per output
Total Power (R_{OUT}) = $12.3mW * 6 = 73.8mW$
- Dynamic Power Dissipation at 25MHz
Power (25MHz) = $C_{PD} * Frequency * (V_{DDO})^2 = 10pF * 25MHz * (3.465V)^2 = 3mW$ per output
Total Power (25MHz) = $3mW * 3 = 9mW$
- Dynamic Power Dissipation at 133MHz
Power (133MHz) = $C_{PD} * Frequency * (V_{DDO})^2 = 10pF * 133MHz * (3.465V)^2 = 16mW$ per output
Total Power (133MHz) = $16mW * 3 = 48mW$

Total Power Dissipation

- Total Power**
= Power (core) + Total Power (R_{OUT}) + Total Power (25MHz) + Total Power (133MHz)
= $610mW + 73.8mW + 9mW + 48mW$
= 741mW

2. Junction Temperature.

Junction temperature, T_j , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is 125°C.

The equation for T_j is as follows: $T_j = \theta_{JA} * Pd_{total} + T_A$

T_j = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_{total} = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 39.5°C/W per Table 7 below.

Therefore, T_j for an ambient temperature of 85°C with all outputs switching is:

$$85^{\circ}\text{C} + 0.741\text{W} * 39.5^{\circ}\text{C/W} = 114^{\circ}\text{C}. \text{ This is below the limit of } 125^{\circ}\text{C}.$$

This calculation is only an example. T_j will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

Table 7. Thermal Resistance θ_{JA} for 32 Lead VFQFN, Forced Convection

θ_{JA} Vs. Air Flow			
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	39.5°C/W	34.5°C/W	31.0°C/W

Reliability Information

Table 8. θ_{JA} vs. Air Flow Table for a 32 Lead VFQFN

θ_{JA} Vs. Air Flow			
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	39.5°C/W	34.5°C/W	31.0°C/W


NOTE: Most modern PCB design use multi-layered boards. The data in the second row pertains to most designs.

Transistor Count

The transistor count for ICS840S06I is: 10,871

Package Outline and Package Dimensions

Package Outline - K Suffix for 32 Lead VFQFN



The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this device. The pin count and pinout are shown on the front page. The package dimensions are in Table 9 below.

Table 9. Package Dimensions

JEDEC Variation: VHHD-2/-4 All Dimensions in Millimeters			
Symbol	Minimum	Nominal	Maximum
N	32		
A	0.80		1.00
A1	0		0.05
A3	0.25 Ref.		
b	0.18	0.25	0.30
N _D & N _E			8
D & E	5.00 Basic		
D2 & E2	3.0		3.3
e	0.50 Basic		
L	0.30	0.40	0.50

Reference Document: JEDEC Publication 95, MO-220

Ordering Information

Table 10. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
840S06AKILF	ICS40S06AIL	"Lead-Free" 32 Lead VFQFN	Tray	-40°C to 85°C
840S06AKILFT	ICS40S06AIL	"Lead-Free" 32 Lead VFQFN	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Contact Information:

www.IDT.com

Sales

800-345-7015 (inside USA)
+408-284-8200 (outside USA)
Fax: 408-284-2775
www.IDT.com/go/contactIDT

Technical Support

netcom@idt.com
+480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc.
6024 Silver Creek Valley Road
San Jose, CA 95138
United States
800-345-7015 (inside USA)
+408-284-8200 (outside USA)