


Silicon Carbide MOSFET N-Channel Enhancement Mode V_{DS} = 1200 V $R_{DS(ON)(Typ.)}$ = 40 mΩ $I_{D(Tc = 100^{\circ}C)}$ = 45 A

Features

- G3R™ Technology with +15 V Gate Drive
- Superior Q_G x R_{DS(ON)} Figure of Merit
- Superior Cost-Performance Index
- Low Capacitances and Low Gate Charge
- Fast and Reliable Body Diode
- Low Losses at All Operating Temperatures



Advantages

- Compatible with Commercial Gate Drivers
- Increased Power Density for Compact System
- High Frequency Switching
- Improved Thermal Capability
- Ease of Paralleing without Thermal Runaway

Applications

- Solar Inverters
- EV/HEV Charging
- Motor Drives
- High Voltage DC-DC Converters
- Switched Mode Power Supplies
- UPS
- Smart Grid Transmission and Distribution
- Induction Heating and Welding

Absolute Maximum Ratings (At T _C = 25°C Unless Otherwise Stated)							
Parameter	Symbol	Conditions	Values	Unit	Note		
Drain-Source Voltage	$V_{\text{DS(max)}}$	V_{GS} = 0 V, I_D = 100 μA	1200	V			
Gate-Source Voltage (Dynamic)	$V_{GS(max)}$		-10 / +20	V			
Gate-Source Voltage (Static)	$V_{GS(op)}$	Recommended Operation	-5 / +15	V			
		$T_C = 25^{\circ}C$, $V_{GS} = -5 / +15 V$	63				
Continuous Forward Current	I_{D}	$T_C = 100$ °C, $V_{GS} = -5 / +15 V$	45	Α			
		$T_C = 135^{\circ}C$, $V_{GS} = -5 / +15 V$	33				
Pulsed Drain Current	I _{D(pulse)}	$t_P \le 3\mu s$, D $\le 1\%$, $V_{GS} = 15$ V, Note 1	150	Α			
Power Dissipation	PD	T _c = 25°C	297	W	Note 2		
Non-Repetitive Avalanche Energy	E _{AS}	L = 2.4 mH, I _{AS} = 17.5 A	374	mJ			
Operating and Storage Temperature	T _j , T _{stg}		-55 to 175	°C			

Note 1: Pulse Width t_P Limited by $T_{i(max)}$

Note 2: Assuming Rth_{JC(max)} = 0.5°C/W





Parameter	0	Conditions -	Values				NI-4
	Symbol		Min.	Тур.	Max.	Unit	Note
Drain-Source Breakdown Voltage	$V_{ extsf{DSS}}$	$V_{GS} = 0 \text{ V, } I_D = 100 \mu\text{A}$	1200			٧	
Zero Gate Voltage Drain Current	I _{DSS}	V_{DS} = 1200 V, V_{GS} = 0 V		1		μA	
Gate Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = 20 \text{ V}$ $V_{DS} = 0 \text{ V}, V_{GS} = -10 \text{ V}$			100 -100	nA	
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 18.0 mA V _{DS} = V _{GS} , I _D = 18.0 mA, T _j = 175°C	1.8	2.70 2.05		٧	Fig. 9
Transconductance	g fs	V_{DS} = 10 V, I_D = 35 A V_{DS} = 10 V, I_D = 35 A, T_j = 175°C		16.1 18.1		S	Fig. 4
Drain-Source On-State Resistance	R _{DS(ON)}	V_{GS} = 15 V, I_D = 35 A V_{GS} = 15 V, I_D = 35 A, T_j = 175°C		40 57	52	mΩ	Fig. 5-8
Input Capacitance	C _{iss}	V _{DS} = 800 V, V _{GS} = 0 V f = 1 MHz, V _{AC} = 25mV		2897		pF	Fig. 11
Output Capacitance	Coss			88			
Reverse Transfer Capacitance	Crss			7.1			
Coss Stored Energy	Eoss			34		μJ	Fig. 12
Coss Stored Charge	Qoss			127		nC	
Gate-Source Charge	Q_{gs}	V_{DS} = 800 V, V_{GS} = -5 / +15 V I_D = 35 A		29			Fig. 10
Gate-Drain Charge	Q_gd			28		nC	
Total Gate Charge	Qg	Per IEC607478-4		88			
Internal Gate Resistance	R _G (int)	f = 1 MHz, V _{AC} = 25 mV		1.2		Ω	
Turn-On Switching Energy (Body Diode)	E _{On}	$T_j = 25^{\circ}\text{C}$; $V_{GS} = -5/+15\text{V}$; $R_{G(ext)} = 8 \Omega$, $I_D =$		200		1	Fig. 10
Turn-Off Switching Energy (Body Diode)	E _{Off}	35 A; V _{DD} = 800 V		74		μJ	Fig. 18
Turn-On Delay Time	t _{d(on)}	V_{DD} = 800 V, V_{GS} = -5/+15V $R_{G(ext)}$ = 8 Ω , I_D = 35 A I_D Timing relative to V_{DS} , Resistive load I_D		19			Fig. 20
Rise Time	t _r			22		no	
Turn-Off Delay Time	t _{d(off)}			17		ns	
Fall Time	t _f			13			


Reverse Diode Characteristics							
Parameter	Symbol	Conditions	Values			Unit	Note
			Min.	Тур.	Max.	UIIIL	Note
Diode Forward Voltage	V	$V_{GS} = -5 \text{ V, } I_{SD} = 17 \text{ A}$		4.8		W	Fin 10 14
	V_{SD}	V_{GS} = -5 V, I_{SD} = 17 A, T_j = 175°C		4.3		V F	Fig. 13-14
Continuous Diode Forward Current	Is	V _{GS} = -5 V, T _c = 100°C	27			Α	
Diode Pulse Current	I _{S(pulse)}	V _{GS} = -5 V, Note 1		108		Α	
Reverse Recovery Time	t _{rr}	V_{GS} = -5 V, I_{SD} = 35 A, V_R = 800 V dif/dt = 1000 A/ μ s, T_j = 25°C		19		ns	
Reverse Recovery Charge	Qrr			120		nC	
Peak Reverse Recovery Current	I _{rrm}			5		Α	
Reverse Recovery Time	t _{rr}	V_{GS} = -5 V, I_{SD} = 35 A, V_R = 800 V dif/dt = 1000 A/ μ s, T_j = 175°C		29		ns	
Reverse Recovery Charge	Qrr			300		nC	
Peak Reverse Recovery Current	I _{rrm}			9		Α	

^{*}The chip technology was characterized up to 200 V/ns. The measured dV/dt was limited by measurement test setup and package.






Figure 1: Output Characteristics (T_i = 25°C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \,\mu s$

Figure 2: Output Characteristics (T_i = 175°C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu s$

Figure 3: Output Characteristics (V_{GS} = 15 V)






Figure 4: Transfer Characteristics (V_{DS} = 10 V)











 $R_{DS(ON)} = f(T_j, V_{GS}); t_P = 250 \mu s; I_D = 35 A$

Figure 6: On-State Resistance v/s Drain Current




 $R_{DS(ON)} = f(T_j, I_D); t_P = 250 \mu s; V_{GS} = 15 V$

Figure 7: Normalized On-State Resistance v/s Temperature



 $R_{DS(ON)} = f(T_i); t_P = 250 \mu s; I_D = 35 A; V_{GS} = 15 V$


Figure 8: On-State Resistance v/s Gate Voltage



 $R_{DS(ON)} = f(T_{j_1}V_{GS}); t_P = 250 \mu s; I_D = 35 A$









 $V_{GS(th)} = f(T_j); V_{DS} = V_{GS}; I_D = 18.0 \text{ mA}$

Figure 10: Gate Charge Characteristics




 $I_D = 35 \text{ A}$; $V_{DS} = 800 \text{ V}$; $T_c = 25^{\circ}\text{C}$

Figure 11: Capacitance v/s Drain-Source Voltage



60


Figure 12: Output Capacitor Stored Energy



 $E_{oss} = f(V_{DS})$




Figure 13: Body Diode Characteristics (T_i = 25°C)




 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \ \mu s$

Figure 14: Body Diode Characteristics (T_j = 175°C)




 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu s$

Figure 15: Third Quadrant Characteristics (T_i = 25°C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \,\mu s$


Figure 16: Third Quadrant Characteristics ($T_j = 175$ °C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \,\mu s$




Figure 17: Resistive Switching Energy v/s Drain Current $(V_{DD} = 600V)$




 T_j = 25°C; V_{GS} = -5/+15V; $R_{G(ext)}$ = 8 Ω

Figure 18: Resistive Switching Energy v/s Drain Current $(V_{DD} = 800V)$




 $T_j = 25$ °C; $V_{GS} = -5/+15V$; $R_{G(ext)} = 8 \Omega$

Figure 19: Resistive Switching Energy v/s $R_{G(ext)}$ (V_{DD} = 800V)



 $T_i = 25$ °C; $V_{GS} = -5/+15V$; $I_{DS} = 35$ A


Figure 20: Switching Time v/s R_{G(ext)} (V_{DD} = 800V)




 $T_j = 25$ °C; $V_{GS} = -5/+15V$; $I_{DS} = 35$ A



Gate Charge Circuit VDS D.U.T RLoad VDD




Same device as the D.U.T. Same device as the D.U.T. Possible of the possible







Switching Energy Circuit




Switching Energy Waveform



Reverse Recovery Circuit



Reverse Recovery Waveform





Mechanical Parameters

This information is confidential, please contact sales@genesicsemi.com to learn more.

Chip Dimensions

This information is **confidential**, please contact **sales@genesicsemi.com** to learn more.

NOTE

- 1. CONTROLLED DIMENSION IS MILLIMETER.
- $2.\ \mathsf{DIMENSIONS}\ \mathsf{DO}\ \mathsf{NOT}\ \mathsf{INCLUDE}\ \mathsf{END}\ \mathsf{FLASH,}\ \mathsf{MOLD}\ \mathsf{FLASH,}\ \mathsf{MATERIAL}\ \mathsf{PROTRUSIONS}.$





Compliance

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

REACH Compliance

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

Disclaimer

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice. GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

Related Links

SPICE Models: https://www.genesicsemi.com/sic-mosfet/G3R40MT12-CAL/G3R40MT12-CAL_SPICE.zip
 PLECS Models: https://www.genesicsemi.com/sic-mosfet/G3R40MT12-CAL/G3R40MT12-CAL_PLECS.zip
 CAD Models: https://www.genesicsemi.com/sic-mosfet/G3R40MT12-CAL/G3R40MT12-CAL_3D.zip

Gate Driver Reference: https://www.genesicsemi.com/technical-support
 Evaluation Boards: https://www.genesicsemi.com/technical-support

Reliability: https://www.genesicsemi.com/reliability
 Compliance: https://www.genesicsemi.com/compliance
 Quality Manual: https://www.genesicsemi.com/quality

Revision History

• Rev 21/Jan: Added switching time and switching energy data

· Supersedes: Rev 20/Jun, Rev 20/Aug



www.genesicsemi.com/sic-mosfet/

