

TABLE 1. PIN DESCRIPTIONS

Number	Name	Type		Description
1, 2	XTAL_IN, XTAL_OUT	Input		Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input.
3	MR/nOE	Input	Pulldown	Active HIGH master reset. Active LOW output enable. When logic HIGH, the internal dividers are reset and the outputs are in high impedance (Hi-Z). When logic LOW, the internal dividers and the outputs are enabled. Asynchronous function. LVCMOS/LVTTL interface levels. See Table 3C.
4, 14, 24, 31	V _{DD}	Power		Core supply pins.
5, 6	Q0, nQ0	Output		Differential output pair. HCSL interface levels.
7, 8	Q1, nQ1	Output		Differential output pair. HCSL interface levels.
9, 19, 32	GND	Power		Power supply ground.
10, 11	Q2, nQ2	Output		Differential output pair. HCSL interface levels.
12, 13	Q3, nQ3	Output		Differential output pair. HCSL interface levels.
15, 16	Q4, nQ4	Output		Differential output pair. HCSL interface levels.
17, 18	Q5, nQ5	Output		Differential output pair. HCSL interface levels.
20, 21	Q6, nQ6	Output		Differential output pair. HCSL interface levels.
22, 23	Q7, nQ7	Output		Differential output pair. HCSL interface levels.
25	FSEL	Input	Pulldown	Output frequency select pin. LVCMOS/LVTTL interface levels. See Table 3A.
26	IREF	Output		HCSL current reference resistor output. An external fixed precision resistor (475Ω) from this pin to ground provides a reference current used for differential current-mode Qx/nQx clock outputs.
27	BYPASS	Input	Pulldown	Selects PLL operation/PLL bypass operation. Asynchronous function. LVCMOS/LVTTL interface levels. See Table 3B.
28	V _{DDA}	Power		Analog supply pin.
29	REF_SEL	Input	Pulldown	Reference select. Selects the input reference source. See Table 3D. LVCMOS/LVTTL interface levels.
30	REF_IN	Input	Pulldown	LVCMOS/LVTTL PLL reference clock input.

NOTE: *Pulldown* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

TABLE 3A. FSEL FUNCTION TABLE (f_{REF} = 25MHz)

Input		Outputs
FSEL	N	Q0:7/nQ0:7
0	5	VCO/5 (100MHz) PCIe (default)
1	4	VCO/4 (125MHz) sRIO

TABLE 3B. BYPASS FUNCTION TABLE

Input	
BYPASS	PLL Configuration
0	PLL enabled (default)
1	PLL bypassed (f _{OUT} = f _{REF} ÷ N)

TABLE 3C. MR/nOE FUNCTION TABLE

Input	
MR/nOE	Function
0	Outputs enabled (default)
1	Device reset, outputs disabled (high-impedance)

TABLE 3D. REF_SEL FUNCTION TABLE

Input	
REF_SEL	Input Reference
0	XTAL (default)
1	REF_IN

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD}	4.6V
Inputs, V_I	-0.5V to $V_{DD} + 0.5V$
Outputs, V_O	-0.5V to $V_{DD} + 0.5V$
Package Thermal Impedance, θ_{JA}	37°C/W (0 mps)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40^\circ C$ TO $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDA}	Analog Supply Voltage		$V_{DD} - 0.15$	3.3	V_{DD}	V
V_{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
I_{DD}	Power Supply Current				87	mA
I_{DDA}	Analog Supply Current				15	mA

TABLE 4B. LVCMOS / LVTTTL DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40^\circ C$ TO $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage		2		$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage		-0.3		0.8	V
I_{IH}	Input High Current	REF_IN, REF_SEL, BYPASS, MR/nOE, FSEL $V_{DD} = V_{IN} = 3.465V$			150	μA
I_{IL}	Input Low Current	REF_IN, REF_SEL, BYPASS, MR/nOE, FSEL $V_{DD} = 3.465V, V_{IN} = 0V$	-5			μA

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

NOTE: Characterized using an 18pF parallel resonant crystal.

TABLE 6. AC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40^\circ C$ TO $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency	VCO/5		100		MHz
		VCO/4		125		MHz
$f_{jit}(\emptyset)$	RMS Phase Jitter (Random); NOTE 1	100MHz, (1.875MHz - 20MHz)		0.39		ps
		125MHz, (1.875MHz - 20MHz)		0.37		ps
T_j	Phase Jitter Peak-to-Peak; NOTE 2	100MHz, (1.2MHz – 50MHz), 10 ⁶ samples, 25MHz crystal input		24.36		ps
		125MHz, (1.2MHz – 62.5MHz), 10 ⁶ samples, 25MHz crystal input		23.76		ps
$T_{REFCLK_HF_RMS}$	Phase Jitter RMS; NOTE 3	100MHz, 10 ⁶ samples, 25MHz crystal input		2.44		ps rms
		125MHz, 10 ⁶ samples, 25MHz crystal input		2.37		ps rms
$f_{jit}(cc)$	Cycle-to-Cycle Jitter; NOTE 4				50	ps
$tsk(o)$	Output Skew; NOTE 4, 5				105	ps
Rise Edge Rate	Rising Edge Rate; NOTE 6, 7		0.6		4	V/ns
Fall Edge Rate	Falling Edge Rate; NOTE 6, 7		0.6		4	V/ns
V_{RB}	Ringback Voltage; NOTE 6, 8		-100		100	mV
V_{MAX}	Absolute Max. Output Voltage; NOTE 9, 10				1150	mV
V_{MIN}	Absolute Min. Output Voltage; NOTE 9, 11		-300			mV
V_{CROSS}	Absolute Crossing Voltage; NOTE 9, 12, 13		250		550	mV
ΔV_{CROSS}	Total Variation of V_{CROSS} over all edges; NOTE 9, 12, 14				140	mV
odc	Output Duty Cycle; NOTE 6, 15		48		52	%
T_{STABLE}	Power-up Stable Clock Output; NOTE 6, 8		500			ps
t_L	PLL Lock Time				90	ms

NOTE: All specifications are taken at 100MHz and 125MHz.

NOTE 1: Please refer to the Phase Noise Plot.

NOTE 2: RMS jitter after applying system transfer function. See IDT Application Note, *PCI Express Reference Clock Requirements*. Maximum limit for PCI Express is 86ps peak-to-peak.NOTE 3: RMS jitter after applying system transfer function. The pole frequencies for H1 and H2 for PCIe Gen 2 are 8-16MHz and 5-16MHz. See IDT Application Note, *PCI Express Reference Clock Requirements*. Maximum limit for PCI Express Generation 2 is 3.1ps rms.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 6: Measurement taken from differential waveform.

NOTE 7: Measurement from -150mV to +150mV on the differential waveform (derived from Qx minus nQx).

The signal must be monotonic through the measurement region for rise and fall time. The 300mV measurement window is centered on the differential zero crossing. See Parameter Measurement Information Section.

NOTE 8: T_{STABLE} is the time the differential clock must maintain a minimum $\pm 150mV$ differential voltage after rising/falling edges before it is allowed to drop back into the $V_{RB} \pm 100$ differential range. See Parameter Measurement Information Section.

NOTE 9: Measurement taken from single ended waveform.

NOTE 10: Defined as the maximum instantaneous voltage including overshoot. See Parameter Measurement Information Section.

NOTE 11: Defined as the minimum instantaneous voltage including undershoot. See Parameter Measurement Information Section.

NOTE 12: Measured at crossing point where the instantaneous voltage value of the rising edge of Qx equals the falling edge of nQx. See Parameter Measurement Information Section.


NOTE 13: Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing.

Refers to all crossing points for this measurement. See Parameter Measurement Information Section.


NOTE 14: Defined as the total variation of all crossing voltage of rising Qx and falling nQx. This is the maximum allowed variance in the V_{CROSS} for any particular system. See Parameter Measurement Information Section.

NOTE 15: Input duty cycle must be 50%.


TYPICAL PHASE NOISE AT 100MHz




TYPICAL PHASE NOISE AT 125MHz



PARAMETER MEASUREMENT INFORMATION




3.3V HCSL OUTPUT LOAD AC TEST CIRCUIT




This load condition is used for I_{DD} , $t_{sk}(o)$, and t_{jit} measurements.

3.3V HCSL OUTPUT LOAD AC TEST CIRCUIT




OUTPUT SKEW




$$\text{RMS Jitter} = \sqrt{\text{Area Under the Masked Phase Noise Plot}}$$

RMS PHASE JITTER





DIFFERENTIAL MEASUREMENT POINTS FOR RISE/FALL TIME





DIFFERENTIAL MEASUREMENT POINTS FOR RINGBACK

PARAMETER MEASUREMENT INFORMATION, CONTINUED



SINGLE-ENDED MEASUREMENT POINTS FOR DELTA CROSS POINT

SINGLE-ENDED MEASUREMENT POINTS FOR ABSOLUTE CROSS POINT/SWING



DIFFERENTIAL MEASUREMENT POINTS FOR DUTY CYCLE PERIOD

COMPOSITE PCIe TRANSFER FUNCTION

APPLICATION INFORMATION

POWER SUPPLY FILTERING TECHNIQUES

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS841608I provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD} and V_{DDA} should be individually connected to the power supply plane through vias, and $0.01\mu\text{F}$ bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic V_{DD} pin and also shows that V_{DDA} requires that an additional 10Ω resistor along with a $10\mu\text{F}$ bypass capacitor be connected to the V_{DDA} pin.




FIGURE 1. POWER SUPPLY FILTERING

VFQFN EPAD THERMAL RELEASE PATH

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 2*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as “heat pipes”. The number of vias (i.e. “heat pipes”)

are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the *Surface Mount Assembly* of Amkor's Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.




FIGURE 2. P.C. ASSEMBLY FOR EXPOSED PAD THERMAL RELEASE PATH –SIDE VIEW (DRAWING NOT TO SCALE)

LVC MOS TO XTAL INTERFACE

The XTAL_IN input can accept a single-ended LVC MOS signal through an AC couple capacitor. A general interface diagram is shown in *Figure 3*. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVC MOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output impedance of the driver

(R_o) plus the series resistance (R_s) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R_1 and R_2 in parallel should equal the transmission line impedance. For most 50Ω applications, R_1 and R_2 can be 100Ω. This can also be accomplished by removing R_1 and making R_2 50Ω.




FIGURE 3. GENERAL DIAGRAM FOR LVC MOS DRIVER TO XTAL INPUT INTERFACE

CRYSTAL INPUT INTERFACE

The ICS841608I has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 4* below

were determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.




FIGURE 4. CRYSTAL INPUT INTERFACE

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

CRYSTAL INPUTS

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a 1k Ω resistor can be tied from XTAL_IN to ground.

REF_IN INPUT

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a 1k Ω resistor can be tied from the REF_IN to ground.

LVC MOS CONTROL PINS

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A 1k Ω resistor can be used.

OUTPUTS:

HCSL OUTPUTS

All unused HCSL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

SCHEMATIC EXAMPLE

Figure 5 shows an example of ICS841608I application schematic. In this example, the device is operated at $V_{DD} = 3.3V$. The 18pF parallel resonant 25MHz crystal is used. The $C1 = 27pF$ and $C2 = 27pF$ are recommended for frequency accuracy. For different board layout, the $C1$ and $C2$ may be slightly

adjusted for optimizing frequency accuracy. Two examples of HCSL terminations are shown in this schematic. The decoupling capacitors should be located as close as possible to the power pin.




FIGURE 5. ICS841608I SCHEMATIC EXAMPLE

RECOMMENDED TERMINATION

Figure 6A is the recommended termination for applications which require the receiver and driver to be on a separate PCB. All traces should be 50Ω impedance.




FIGURE 6A. RECOMMENDED TERMINATION

Figure 6B is the recommended termination for applications which require a point to point connection and contain the driver

and receiver on the same PCB. All traces should all be 50Ω impedance.




FIGURE 6B. RECOMMENDED TERMINATION

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS841608I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS841608I is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = $V_{DD_MAX} * (I_{DD_MAX} + I_{DDA_MAX}) = 3.465V * (87mA + 15mA) = 353.43mW$
- Power (outputs)_{MAX} = **44.5mW/Loaded Output pair**
If all outputs are loaded, the total power is $8 * 44.5mW = 356mW$

Total Power_{MAX} (3.465V, with all outputs switching) = $353.43mW + 356mW = 709.43mW$

2. Junction Temperature.

Junction temperature, T_j , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for T_j is as follows: $T_j = \theta_{JA} * Pd_total + T_A$

T_j = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in Section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 37°C/W per Table 7 below.

Therefore, T_j for an ambient temperature of 85°C with all outputs switching is:

$85°C + 0.709W * 37°C/W = 111.2°C$. This is well below the limit of 125°C.

This calculation is only an example. T_j will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 7. THERMAL RESISTANCE θ_{JA} FOR 32-PIN VFQFN, FORCED CONVECTION

θ_{JA} vs. Air Flow (Meters per Second)			
	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	37.0°C/W	32.4°C/W	29.0°C/W

3. Calculations and Equations.

The purpose of this section is to calculate power dissipation on the IC per HCSL output pair.

HCSL output driver circuit and termination are shown in *Figure 7*.




FIGURE 7. HCSL DRIVER CIRCUIT AND TERMINATION

HCSL is a current steering output which sources a maximum of 17mA of current per output. To calculate worst case on-chip power dissipation, use the following equations which assume a 50Ω load to ground.

The highest power dissipation occurs when V_{DD} is HIGH.

$$\begin{aligned} \text{Power} &= (V_{DD_HIGH} - V_{OUT}) * I_{OUT}, \text{ since } V_{OUT} = I_{OUT} * R_L \\ &= (V_{DD_HIGH} - I_{OUT} * R_L) * I_{OUT} \\ &= (3.465V - 17mA * 50\Omega) * 17mA \end{aligned}$$

Total Power Dissipation per output pair = **44.5mW**

RELIABILITY INFORMATION


TABLE 8. θ_{JA} vs. AIR FLOW TABLE FOR 32 LEAD VFQFN

θ_{JA} vs. Air Flow (Meters per Second)			
	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	37.0°C/W	32.4°C/W	29.0°C/W

TRANSISTOR COUNT

The transistor count for ICS841608I is: 2785

PACKAGE OUTLINE - K SUFFIX FOR 32 LEAD VFQFN



NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of

this device. The pin count and pinout are shown on the front page. The package dimensions are in Table 8 below.

TABLE 9. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS			
SYMBOL	VHHD-2		
	MINIMUM	NOMINAL	MAXIMUM
N	32		
A	0.80	--	1.00
A1	0	--	0.05
A3	0.25 Ref.		
b	0.18	0.25	0.30
N_D			8
N_E			8
D	5.00 BASIC		
D2	1.25	2.25	3.25
E	5.00 BASIC		
E2	1.25	2.25	3.25
e	0.50 BASIC		
L	0.30	0.40	0.50

Reference Document: JEDEC Publication 95, MO-220

TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
841608AKI	ICS841608AI	32 Lead VFQFN	tray	-40°C to 85°C
841608AKIT	ICS841608AI	32 Lead VFQFN	2500 tape & reel	-40°C to 85°C
841608AKILF	ICS41608AIL	32 Lead "Lead-Free" VFQFN	tray	-40°C to 85°C
841608AKILFT	ICS41608AIL	32 Lead "Lead-Free" VFQFN	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 (inside USA)
+408-284-8200 (outside USA)
Fax: 408-284-2775
www.IDT.com/go/contactIDT

For Tech Support

netcom@idt.com
+480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc.
6024 Silver Creek Valley Road
San Jose, CA 95138
United States
800-345-7015 (inside USA)
+408-284-8200 (outside USA)