40V N-Channel Enhancement Mode MOSFET

MTE025N04N3


BV_{DSS}		40V
I_D @V_{GS}=10V, T_A=25°C		5.1A
$R_{DSON(TYP)}$	V_{GS}=10V, I_D=5A	24.6mΩ

Features

- Low on-resistance
- Excellent thermal and electrical capabilities
- Pb-free lead plating and halogen-free package

Equivalent Circuit


MTE025N04N3



G：Gate
S：Source
D：Drain

Outline

SOT-23



Ordering Information

Device	Package	Shipping
MTE025N04N3-0-T1-G	SOT-23 (Pb-free lead plating and halogen-free package)	3000 pcs / tape & reel

Environment friendly grade : S for RoHS compliant products, G for RoHS compliant and green compound products

Packing spec, T1 : 3000 pcs / tape & reel,7” reel

Product rank, zero for no rank products

Product name

Absolute Maximum Ratings (Ta=25°C)

Parameter		Symbol	Limits	Unit
Drain-Source Voltage		V_{DS}	40	V
Gate-Source Voltage		V_{GS}	±30	
Continuous Drain Current @ V_{GS}=10V, T_A=25°C (Note 3)		I_{DSM}	5.1	
Continuous Drain Current @ V_{GS}=10V, T_A=70°C (Note 3)			4.1	
Pulsed Drain Current (Note 1, 2)		I_{DM}	30	
Maximum Power Dissipation	T_A=25°C	P_D	1.38	W
	T_A=125°C		0.9	
Operating Junction and Storage Temperature		Tj, Tstg	-55~+150	°C

Thermal Performance

Parameter	Symbol	Limit	Unit
Thermal Resistance, Junction-to-Ambient , max (Note 3)	$R_{\theta JA}$	90	°C/W
Thermal Resistance, Junction-to-Case , max	$R_{\theta JC}$	50	

Note: 1. Pulse width limited by maximum junction temperature.
2. Pulse width≤300μs, duty cycle≤2%
3. Surface mounted on 1 in² copper pad of FR-4 board at steady state; 417°C/W when mounted on minimum copper pad.


Electrical Characteristics (Tj=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV_{DSS}	40	-	-	V	V_{GS}=0V, I_D=250μA
$\Delta BV_{DSS}/\Delta Tj$	-	30	-	mV/℃	Reference to 25℃, I_D=250μA
$V_{GS(th)}$	2	-	4	V	V_{DS}=V_{GS}, I_D=250μA
G_{FS}	-	8	-	S	V_{DS}=5V, I_D=3A
I_{GSS}	-	-	±100	nA	V_{GS}=±30V, V_{DS}=0V
I_{DSS}	-	-	1	μA	V_{DS}=32V, V_{GS}=0V
	-	-	25		V_{DS}=32V, V_{GS}=0V, Tj=85°C
*$R_{DS(ON)}$	-	24.6	32	mΩ	V_{GS}=10V, I_D=5A
Dynamic					
Ciss	-	428	-	pF	V_{DS}=20V, V_{GS}=0V, f=1MHz
Coss	-	65	-		
Crss	-	39	-		
*$t_{d(ON)}$	-	8.2	-	ns	V_{DS}=20V, I_D=5A, V_{GS}=10V, R_G=1Ω
*t_r	-	15.2	-		
*$t_{d(OFF)}$	-	17.8	-		
*t_f	-	5.8	-		
*Qg	-	9.3	-	nC	V_{DS}=20V, I_D=5A, V_{GS}=10V
*Qgs	-	2.5	-		
*Qgd	-	2.7	-		
Rg	-	7.3	-	Ω	f=1MHz

Source-Drain Diode					
*I_S	-	-	5	A	
*I_{SM}		-	30		
*V_{SD}	-	0.87	1.2	V	V_{GS}=0V, I_S=5.4A
*trr	-	8.1	-	ns	I_F=5.4A, dI_F/dt=100A/μs
*Qrr	-	4.2	-	nC	


*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

Recommended Soldering Footprint




Typical Characteristics


Typical Output Characteristics




Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Tempearture




Typical Characteristics(Cont.)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Tempearture




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs JunctionTemperature




Typical Characteristics(Cont.)


Typical Transfer Characteristics




Single Pulse Power Rating, Junction to Ambient
(Note on page 2)




Transient Thermal Response Curves



Reel Dimension



Carrier Tape Dimension




Notes:
1. 10 sprocket hole pitch cumulative tolerance ±0.2.
2. Camber not to exceed 1mm in 100mm.
3. Material : conductive Black Polystyrene.
4. Ao & Bo measured on a plane 0.3mm above the bottom of the pocket.
5. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
6. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.

Unit : millimeter

Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


Recommended temperature profile for IR reflow





Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat −Temperature Min(Ts min) −Temperature Max(Ts max) −Time(ts min to ts max)	 100°C 150°C 60-120 seconds	 150°C 200°C 60-180 seconds
Time maintained above: −Temperature (TL) − Time (tL)	 183°C 60-150 seconds	 217°C 60-150 seconds
Peak Temperature(TP)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

SOT-23 Dimension







3-Lead SOT-23 Plastic
Surface Mounted Package
CYStek Package Code: N3

Style: Pin 1.Gate 2.Source 3.Drain

*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1063	0.1220	2.70	3.10	J	0.0034	0.0079	0.085	0.20
B	0.0472	0.0630	1.20	1.60	K	0.0128	0.0266	0.32	0.67
C	0.0335	0.0512	0.89	1.30	L	0.0335	0.0453	0.85	1.15
D	0.0118	0.0197	0.30	0.50	S	0.0830	0.1161	2.10	2.95
G	0.0669	0.0910	1.70	2.30	V	0.0098	0.0256	0.25	0.65
H	0.0000	0.0040	0.00	0.10					

Notes: 1.Controlling dimension: millimeters.
2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek ***semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.***
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.