

Precision, Wide-Bandwidth Quad SPDT Analog Switch

Features

- Single Supply Operation (+2V to +6V)
- Rail-to-Rail Analog Signal Dynamic Range
- Low On-Resistance (6Ω typ with 5V supply) Minimizes Distortion and Error Voltages
- On-Resistance Matching Between Channels, 0.4Ω Typ.
- On-Resistance Flatness, <2Ω Typ.
- Low Charge Injection Reduces Glitch Errors, Q = 6pC Typ.
- Replaces Mechanical Relays
- High Speed. t_{ON}, 8ns Typ.
- Low Crosstalk: -100dB @ 10 MHz
- Low Off-Isolation: -57dB @ 10 MHz
- Wide -3dB Bandwidth: 230 MHz
- High-Current Channel Capability: >100mA
- TTL/CMOS Logic Compatible
- Low Power Consumption (0.5μW typ.)
- Packaging (Pb-free & Green Available):
 - 16-pin QSOP (Q)
 - 16-pin SOIC (W)

Applications

- Audio, Video Switching and Routing
- LAN Switches
- Telecommunication Systems
- Battery-Powered Systems

Truth Table

\overline{EN}	IN	ON Switch
0	0	NC ₁ , NC ₂ , NC ₃ , NC ₄
0	1	NO ₁ , NO ₂ , NO ₃ , NO ₄
1	X	None. Disabled

Description


The PI5A100 is an improved Quad Single-pole double-throw (4SPDT) CMOS analog switch designed to operate with a single +2V to +6V power supply. The \overline{EN} pin may be used to place all switches in a high-impedance state. This high precision device is ideal for low-distortion audio, video, and data switching and routing.

Each switch conducts current equally well in either direction when on. In the off state each switch blocks voltages up to the power-supply rails.

The PI5A100 is fully specified with +5V, and +3.3V supplies. With +5V, it guarantees less than 10Ω On-Resistance. On-Resistance matching between channels is within 2Ω. On-Resistance flatness is less than 4Ω over the specified range. The PI5A100 guarantees fast switching speeds (t_{ON} < 12ns).

The PI5A100 is available in the narrow-body SOIC and QSOP packages for operation over the industrial (-40°C to +85°C) temperature range.

Block Diagram, Pin Configuration



Notes:

1. Switches shown for logic "0" input.
2. NC = Normally Closed; NO = Normally Open

Absolute Maximum Ratings

Voltages Referenced to Gnd

 V_{CC} -0.5V to +7V

 $V_{IN}, V_{COM}, V_{NC}, V_{NO}$ ⁽¹⁾ -0.5V to $V_{CC} + 2V$
 or 30mA, whichever occurs first

Current (any terminal except COM, NO, NC) 30mA

 Current, COM, NO, NC
 (pulsed at 1ms, 10% duty cycle) 120mA

Notes:

1. Signals on NC, NO, COM, or IN exceeding V_{CC} or GND are clamped by internal diodes. Limit forward diode current to 30mA.
2. Caution: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

Thermal Information

Continuous Power Dissipation

 Narrow SOIC & QSOP
 (derate 8.7mW/°C above +70°C) 650mW

Storage Temperature -65°C to +150°C

Lead Temperature (soldering, 10s) +300°C

Electrical Specifications - Single +5V Supply ($V_{CC} = +5V \pm 10\%$, $GND = 0V$, $V_{INH} = 2.4V$, $V_{INL} = 0.8V$)

Parameter	Symbol	Test Conditions	Temp.	Min. ⁽¹⁾	Typ. ⁽²⁾	Max. ⁽¹⁾	Units
Analog Switch							
Analog Switch Range ⁽¹⁾	V_{ANALOG}		Full	0		V_{CC}	V
On-Resistance	R_{ON}	$V_{CC} = 4.5V, I_{COM} = -30mA,$ $V_{NO} \text{ or } V_{NC} = +2.5V$	25		8	10	Ω
			Full			12	
On-Resistance Match Between Channels ⁽⁶⁾	ΔR_{ON}		25		0.8	2	
			Full			4	
On-Resistance Flatness ⁽⁵⁾	$R_{FLAT(ON)}$		25		2	3	
			Full			4	
NO or NC OFF Leakage ⁽⁶⁾	$I_{NO(OFF)}$ or $I_{NC(OFF)}$	25		0.07		nA	
		Full	-80		80		
COM OFF Leakage Current ⁽⁶⁾	$I_{COM(OFF)}$	25		0.01			
		Full	-80		80		
COM ON Leakage Current ⁽⁶⁾	$I_{COM(ON)}$	25		0.016			
		Full	-80		80		

Electrical Specifications - Single +5V Supply ($V_{CC} = +5V \pm 10\%$, $GND = 0V$, $V_{INH} = 2.4V$, $V_{INL} = 0.8V$) CONTINUED

Parameter	Symbol	TestConditions	Temp.	Min. ⁽¹⁾	Typ. ⁽²⁾	Max. ⁽¹⁾	Units
Logic Input							
Input High Voltage	V_{IH}	Guaranteed logic High Level	Full	2			V
Input Low Voltage	V_{IL}	Guaranteed logic Low Level				0.8	
Input Current with Input Voltage High	I_{INH}	$V_{IN} = 2.4V$, all others = 0.8V	Full	-1	0.005	1	μA
Input Current with Input Voltage Low	I_{INL}	$V_{IN} = 0.8V$, all others = 2.4V		-1	0.005	1	
Dynamic							
Turn-On Time	t_{ON}	$V_{CC} = 5V$, See Figure 1	25		8	15	ns
			Full			20	
Turn-Off Time	t_{OFF}		25		3.5	7	
			Full			10	
Charge Injection ⁽³⁾	Q	$C_L = 1nF$, $V_{GEN} = 0V$, $R_{GEN} = 0\Omega$, See Figure 2	25			10	pC
Off Isolations	O_{IRR}	$R_L = 50\Omega$, $C_L = 5pF$, $f = 10MHz$, See Figure 3			-57		dB
Crosstalk ⁽⁸⁾	X_{TALK}	$R_L = 50\Omega$, $C_L = 5pF$, $f = 10MHz$, See Figure 4			-100		
NC or NO Capacitance	$C_{(OFF)}$	$f = 1kHz$, See Figure 5			8		pF
COM OFF Capacitance	$C_{COM(OFF)}$				14		
COM ON Capacitance	$C_{COM(ON)}$	$f = 1kHz$, See Figure 6			18		
-3db Bandwidth	BW	$R_L = 50\Omega$ See Figure 7	Full		230		MHz
Distortion	D	$R_L = 10k\Omega$			0.2		%
Supply							
Power-Supply	V_{CC}		Full	2		6	V
Postitive Supply Current	I_{CC}	$V_{CC} = 5.5V$, $V_{IN} = 0V$ or V_{CC} , all channels on or off				1	μA







Notes:






- The algebraic convention, where the most negative value is a minimum and the most positive is a maximum, is used in this data sheet.
- Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing.
- Guaranteed by design
- $\Delta R_{ON} = R_{ON \max} - R_{ON \min}$
- Flatness is defined as the difference between the maximum and minimum value of On-Resistance measured.
- Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at +25°C.
- Off Isolation = $20\log_{10} [V_{COM} / (V_{NO} \text{ or } V_{NC})]$. See figure 3.
- Between any two switches. See figure 4.-



Electrical Specifications - Single +3.3V Supply ($V_{CC} = +5V \pm 10\%$, $GND = 0V$, $V_{INH} = 2.4V$, $V_{INL} = 0.8V$)

Parameter	Symbol	TestConditions	Temp.	Min. ⁽¹⁾	Typ. ⁽²⁾	Max. ⁽¹⁾	Units	
Analog Switch								
Analog Switch Range ⁽¹⁾				0		V_{CC}	V	
On-Resistance	R_{ON}	$V_{CC} = 4.5V$, $I_{COM} = -30mA$, V_{NO} or $V_{NC} = +2.5V$	25		12	18	Ω	
			Full					
On-Resistance Match Between Channels ⁽⁶⁾	ΔR_{ON}		25		5			
			Full					
On-Resistance Flatness ⁽⁵⁾	$R_{FLAT(ON)}$	$V_{CC} = 5V$, $I_{COM} = -30mA$, V_{NO} or $V_{NC} = +2.5V$	25		2	4		
				Full				5
Dynamic								
Turn-On Time	t_{ON}	$V_{CC} = 5V$, See Figure 1	25		14	25	ns	
			Full			40		
Turn-Off Time	t_{OFF}			25		4.5		12
				Full				20
Charge Injection ⁽³⁾	Q	$C_L = 1nF$, $V_{GEN} = 0V$, $R_{GEN} = 0\Omega$, See Figure 2	25		5	10	pC	
Supply								
Positive Supply Current	I_{CC}	$V_{CC} = 3.6V$, $V_{IN} = 0V$ or V_{CC} , all channels on or off	Full			1	μA	

Typical Operating Characteristics ($T_A = +25^\circ\text{C}$, unless otherwise noted)

 R_{ON} vs. V_{COM}

 R_{ON} vs. V_{COM} and Temperature

Leakage Currents vs. Analog Voltage

Leakage Current vs. Temperature

Charge Injection vs. Analog Voltage

Crosstalk and Off-Isolation vs. Frequency


Insertion Loss vs. Frequency

Input Switching Threshold vs. Supply Voltage

 R_{ON} vs. V_{COM} and Single Supply

Switching Times vs. Temperature

Supply Current vs. Temperature


Test Circuits/Timing Diagrams

Figure 1. Switching Time

Figure 2. Charge Injection

Test Circuits/Timing Diagrams (continued)




Figure 3. Off Isolation




Figure 4. Crosstalk




Figure 5. Channel-Off Capacitance




Figure 6. Channel-On Capacitance




Figure 7. Bandwidth

Applications Information

Overvoltage Protection

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings may cause permanent damage to the devices. Always sequence V+ on first, followed by V-, and then logic inputs. If power-supply sequencing is not possible, add two small signal diodes or two current limiting resistors in series with the supply pins for overvoltage protection (Figure 8). Adding diodes reduces the analog signal range, but low switch resistance and low leakage characteristics are unaffected.

RGB Switch

Figure 9 illustrates a simple low cost RGB switch. The RGB to-Composite Decoder produces either NTSC or S-VHS video from an RGB source. A single PI5A100 selects one of the two video sources to produce either SVHS, Composite or RGB video outputs. The low insertion loss of the PI5A100 eliminates the need for expensive input/output buffers.




Figure 8: Overvoltage protection is accomplished using two external blocking diodes or two current limiting resistors.




Figure 9: The single PI5A100 is used to select SVHS, VGA or Composite video outputs.

Applications

Audio Muting Function

Figure 8 shows the PI5A100 in an audio card muting application. The original problem was one of excessive popping/clicking noise appearing when connecting/disconnecting external loads, and at power on/off. The PI5A100 performs a muting function by grounding the outputs at power on/off and during the transition time. The 32Ω headset impedance demands a very low and very flat switch-on resistance to reduce THD and signal loss.

Paralleling two sections of the PI5A100 produces a Ron of 2.5Ω with an unsurpassed ±0.5Ω flatness.

To handle AC signals it was necessary to power the device with ±3V provided by two Zener diodes: Z1 and Z2. The select and Enable control signals are shifted by using two 2.5V Zener diodes Z3, Z4 and pull down resistors connected to -3V.






Figure 10: The PI5A100 momentarily mutes the stereo outputs by connecting them to ground during transition times.

Packaging Mechanical: 16-Pin QSOP (Q)

Packaging Mechanical: 16-Pin SOIC (W)


Ordering Information

Ordering Code	Package Code	Package Description
PI5A100W	W	16-pin SOIC
PI5A100Q	Q	16-pin QSOP
PI5A100QE	Q	Pb-free & Green, 16-pin QSOP

Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- 2,. Number of Transistors = TBD