HMC950

GaAs pHEMT MMIC 4 WATT POWER AMPLIFIER, 12 - 16 GHz

Typical Applications

The HMC950 is ideal for:

- Point-to-Point Radios
- Point-to-Multi-Point Radios
- VSAT & SATCOM
- Military & Space

Features

Saturated Output Power: +37 dBm @ 23% PAE

High Output IP3: +44.5 dBm


High Gain: 28 dB

DC Supply: +7V @ 2400 mA

No External Matching Required

Die Size: 3.23 x 3.45 x 0.1 mm

Functional Diagram



General Description

The HMC950 is a four stage GaAs pHEMT MMIC 4 Watt Power Amplifier which operates between 12 and 16 GHz. The HMC950 provides 28 dB of gain, +37 dBm of saturated output power, and 23% PAE from a +7V power supply. The HMC950 exhibits excellent linearity and is optimized for high capacity point to point and point to multi-point radio systems. It is also ideal for 13.75 to 14.5 GHz Ku Band VSAT transmitters as well as SATCOM applications. The amplifier configuration and high gain make it an excellent candidate for last stage signal amplification before the antenna. All data is taken with the chip in a 50 Ohm test fixture connected via (2) 0.025 mm (1 mil) diameter wire bonds of 0.31 mm (12 mil) length.

Electrical Specifications, T_A = +25° C


Vdd = Vdd1, Vdd2, Vdd3, Vdd4, Vdd5, Vdd6, Vdd7, Vdd8 = +7V, Idd = 2400 mA [1]

Parameter	Min.	Typ.	Max.	Min.	Typ.	Max.	Units
Frequency Range		12 - 13			13 - 16		GHz
Gain	26	28		26	28		dB
Gain Variation Over Temperature		0.056			0.056		dB/ °C
Input Return Loss		17			16		dB
Output Return Loss		17			17		dB
Output Power for 1 dB Compression (P1dB)	34.5	36.5		34.5	36.5		dBm
Saturated Output Power (Psat)		37			37		dBm
Output Third Order Intercept (IP3)[2]		43			44.5		dBm
Total Supply Current (Idd)		2400			2400		mA


[1] Adjust Vgg between -2 to 0V to achieve Idd = 2400 mA typical.

[2] Measurement taken at +7V @ 2400 mA, Pout / Tone = +24 dBm


Broadband Gain & Return Loss vs. Frequency




Gain vs. Temperature




Input Return Loss vs. Temperature




Output Return Loss vs. Temperature




P1dB vs. Temperature




P1dB vs. Supply Voltage




Psat vs. Temperature




Psat vs. Supply Voltage




P1dB vs. Supply Current (Idd)




Psat vs. Supply Current (Idd)




Output IP3 vs. Temperature, Pout/Tone = +24 dBm




Output IP3 vs. Supply Current, Pout/Tone = +24 dBm




Output IP3 vs. Supply Voltage, Pout/Tone = +24 dBm




Output IM3 @ Vdd = +5V




Output IM3 @ Vdd = +6V




Output IM3 @ Vdd = +7V




Power Compression @ 14 GHz




Reverse Isolation vs. Temperature




Gain & Power vs. Supply Current @ 14 GHz



Gain & Power vs. Supply Voltage @ 14 GHz



Power Dissipation



Absolute Maximum Ratings

Drain Bias Voltage (Vdd)	+8V
RF Input Power (RFIN)	+27 dBm
Channel Temperature	150 °C
Continuous Pdiss (T= 85 °C) (derate 306 mW/°C above 85 °C)	19.9 W
Thermal Resistance (channel to die bottom)	3.27 °C/W
Storage Temperature	-65 to +150 °C
Operating Temperature	-55 to +85 °C


Typical Supply Current vs. Vdd

Vdd (V)	Idd (mA)
+5.0	2400
+6.0	2400
+7.0	2400

Note: Amplifier will operate over full voltage ranges shown above, Vgg adjusted to achieve Idd = 2400 mA at +7V

ELECTROSTATIC SENSITIVE DEVICE
OBSERVE HANDLING PRECAUTIONS

Outline Drawing







Die Packaging Information [1]

Standard	Alternate
GP-1 (Gel Pack)	[2]


[1] Refer to the "Packaging Information" section for die packaging dimensions.
[2] For alternate packaging information contact Hittite Microwave Corporation.

NOTES:
1. ALL DIMENSIONS ARE IN INCHES [MM]
2. DIE THICKNESS IS .004"
3. TYPICAL BOND PAD IS .004" SQUARE
4. BACKSIDE METALLIZATION: GOLD
5. BOND PAD METALLIZATION: GOLD
6. BACKSIDE METAL IS GROUND.
7. CONNECTION NOT REQUIRED FOR UNLABELED BOND PADS.
8. OVERALL DIE SIZE ± .002


Pad Descriptions

Pad Number	Function	Description	Interface Schematic
1	RFIN	This pad is DC coupled and matched to 50 Ohms over the operating frequency range.	
2, 12	Vgg1	Gate control for amplifier. External bypass capacitors of 100 pF, 0.01 µF and 4.7 µF are required. The pads are connected on chip. Vgg may be applied to either pad 2 or pad 12	
3 - 6 8 - 11	Vdd1, Vdd2, Vdd3, Vdd4 Vdd8, Vdd7, Vdd6, Vdd5	Drain bias voltage for the amplifier. External bypass capacitors of 100 pF are required for each pad, followed by common 0.1 µF capacitors.	
7	RFOUT	This pad is DC coupled and matched to 50 Ohms.	
Die Bottom	GND	Die bottom must be connected to RF/DC ground.	

Application Circuit



Assembly Diagram



Mounting & Bonding Techniques for Millimeterwave GaAs MMICs

The die should be attached directly to the ground plane eutectically or with conductive epoxy (see HMC general Handling, Mounting, Bonding Note).

50 Ohm Microstrip transmission lines on 0.127mm (5 mil) thick alumina thin film substrates are recommended for bringing RF to and from the chip (Figure 1). If 0.254mm (10 mil) thick alumina thin film substrates must be used, the die should be raised 0.150mm (6 mils) so that the surface of the die is coplanar with the surface of the substrate. One way to accomplish this is to attach the 0.102mm (4 mil) thick die to a 0.150mm (6 mil) thick molybdenum heat spreader (moly-tab) which is then attached to the ground plane (Figure 2).

Microstrip substrates should be located as close to the die as possible in order to minimize bond wire length. Typical die-to-substrate spacing is 0.076mm to 0.152 mm (3 to 6 mils).




Figure 1.




Figure 2.

Handling Precautions

Follow these precautions to avoid permanent damage.

Storage: All bare die are placed in either Waffle or Gel based ESD protective containers, and then sealed in an ESD protective bag for shipment. Once the sealed ESD protective bag has been opened, all die should be stored in a dry nitrogen environment.

Cleanliness: Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.

Static Sensitivity: Follow ESD precautions to protect against > ± 250V ESD strikes.

Transients: Suppress instrument and bias supply transients while bias is applied. Use shielded signal and bias cables to minimize inductive pick-up.

General Handling: Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers. The surface of the chip may have fragile air bridges and should not be touched with vacuum collet, tweezers, or fingers.

Mounting

The chip is back-metallized and can be die mounted with AuSn eutectic preforms or with electrically conductive epoxy. The mounting surface should be clean and flat.

Eutectic Die Attach: A 80/20 gold tin preform is recommended with a work surface temperature of 255 °C and a tool temperature of 265 °C. When hot 90/10 nitrogen/hydrogen gas is applied, tool tip temperature should be 290 °C. DO NOT expose the chip to a temperature greater than 320 °C for more than 20 seconds. No more than 3 seconds of scrubbing should be required for attachment.

Epoxy Die Attach: Apply a minimum amount of epoxy to the mounting surface so that a thin epoxy fillet is observed around the perimeter of the chip once it is placed into position. Cure epoxy per the manufacturer's schedule.

Wire Bonding

Ball or wedge bond with 0.025mm (1 mil) diameter pure gold wire. Thermosonic wirebonding with a nominal stage temperature of 150 °C and a ball bonding force of 40 to 50 grams or wedge bonding force of 18 to 22 grams is recommended. Use the minimum level of ultrasonic energy to achieve reliable wirebonds. Wirebonds should be started on the chip and terminated on the package or substrate. All bonds should be as short as possible <0.31mm (12 mils).

Notes: