

### CY7C1440AV33

# 36-Mbit (1 M × 36) Pipelined Sync SRAM

#### Features

- Supports bus operation up to 250 MHz
- Available speed grades are 250 and 167 MHz
- Registered inputs and outputs for pipelined operation
- 3.3 V core power supply
- 2.5 V/3.3 V I/O power supply
- Fast clock-to-output times
   2.6 ns (for 250-MHz device)
- Provide high-performance 3-1-1-1 access rate
- User-selectable burst counter supporting Intel<sup>®</sup> Pentium<sup>®</sup> interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- Single cycle chip deselect
- CY7C1440AV33 available in Pb-free 100-pin TQFP package, Pb-free 165-ball FBGA package.
- IEEE 1149.1 JTAG-compatible boundary scan
- "ZZ" sleep mode option

#### **Selection Guide**

#### Description 250 MHz 167 MHz Unit Maximum access time 2.6 3.4 ns 475 375 Maximum operating current mΑ Maximum CMOS standby current 120 120 mΑ

### **Functional Description**

The CY7C1440AV33 SRAM integrates 1 M × 36 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include <u>all</u> addresses, all data inputs, address-pipelining chip enable (CE<sub>1</sub>), depth-expansion chip enables (CE<sub>2</sub> and CE<sub>3</sub>), burst <u>control</u> inputs (ADSC, A<u>DSP</u>, and ADV), write enables (BW<sub>X</sub> and BWE), and global write (GW). Asynchronous inputs include the output enable (OE) and the ZZ pin.


Addresses and chip enables are registered at rising edge of clock when either ad<u>dress</u> strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed write cycle. This part supports byte write operations (see pin descriptions and truth table for further details). Write cycles can be one to two <u>or four</u> bytes wide as controlled by the byte write control inputs. GW when active LOW causes all bytes to be written.

The CY7C1440AV33 operates from a +3.3 V core power supply while all outputs may operate with either a +2.5 or +3.3 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.



### Logic Block Diagram – CY7C1440AV33





# CY7C1440AV33


### Contents

Pin Configurations	4
Pin Definitions	6
Functional Overview	7
Single Read Accesses	7
Single Write Accesses Initiated by ADSP	7
Single Write Accesses Initiated by ADSC	8
Burst Sequences	
Sleep Mode	
Interleaved Burst Address Table	8
Linear Burst Address Table	
ZZ Mode Electrical Characteristics	8
Truth Table	
Truth Table for Read/Write	10
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Disabling the JTAG Feature	
Test Access Port (TAP)	
PERFORMING A TAP RESET	
TAP REGISTERS	
TAP Instruction Set	
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Timing	
TAP AC Switching Characteristics	
3.3 V TAP AC Test Conditions	
3.3 V TAP AC Output Load Equivalent	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	15

TAP DC Electrical Characteristics and	
Operating Conditions	
Identification Register Definitions	
Scan Register Sizes	
Instruction Codes	17
Boundary Scan Order	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	20
Thermal Resistance	20
AC Test Loads and Waveforms	20
Switching Characteristics	21
Switching Waveforms	
Ordering Information	
Ordering Code Definitions	
Package Diagrams	27
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	30
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	



### **Pin Configurations**





### Pin Configurations (continued)

				(	CY7C1440	AV33 (1 M	× 36)				
	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	А	CE <sub>1</sub>	BW <sub>C</sub>	BWB	$\overline{CE}_3$	BWE	ADSC	ADV	А	NC
В	NC/144M	А	CE2	$\overline{BW}_{D}$	BWA	CLK	GW	OE	ADSP	А	NC/576M
С	DQP <sub>C</sub>	NC	$V_{DDQ}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DDQ}$	NC/1G	DQP <sub>B</sub>
D	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	$DQ_B$	DQ <sub>B</sub>
Е	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	$DQ_B$	DQ <sub>B</sub>
F	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$DQ_B$	DQ <sub>B</sub>
G	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	V <sub>DD</sub>	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$DQ_B$	$DQ_B$
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQA	DQ <sub>A</sub>
ĸ	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>A</sub>	DQ <sub>A</sub>
L	DQD	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	DQ <sub>A</sub>
М	DQD	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	DQ <sub>A</sub>
Ν	DQPD	NC	$V_{DDQ}$	V <sub>SS</sub>	NC	А	NC	V <sub>SS</sub>	$V_{DDQ}$	NC	DQPA
Ρ	NC	NC/72M	А	А	TDI	A1	TDO	Α	А	А	А
R	MODE	А	А	А	TMS	A0	TCK	А	А	А	А

#### Figure 2. 165-ball FBGA (15 × 17 × 1.4 mm) pinout



## **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{CE}_1$ , $CE_2$ , and $\overline{CE}_3^{[1]}$ are sampled active. A1:A0 are fed to the two-bit counter.
<u>BW</u> <sub>A</sub> , <u>BW</u> <sub>B</sub> , BW <sub>C</sub> , BW <sub>D</sub>	Input- synchronous	Byte write select inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- synchronous	<b>Global write enable input, active LOW</b> . When asserted LOW <u>on the rising edge of CLK</u> , a global write is conducted (all bytes are written, regardless of the values on $BW_X$ and $BWE$ ).
BWE	Input- synchronous	Byte write enable input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- clock	<b>Clock input</b> . <u>Used</u> to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE <sub>1</sub>	Input- synchronous	<b>Chip enable 1 input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $CE_3$ to select/deselect the device. ADSP is ignored if $CE_1$ is HIGH. $CE_1$ is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- synchronous	<b>Chip enable 2 input, active HIGH</b> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_3$ to select/deselect the device. $CE_2$ is sampled only when a new external address is loaded.
CE <sub>3</sub>	Input- synchronous	<b>Chip enable 3 input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $CE_2$ to select/deselect the device. Not available for AJ package version. Not connected for BGA. Where referenced, $CE_3$ is assumed active throughout this document for BGA. $CE_3$ is sampled only when a new external address is loaded.
OE	Input- asynchronous	<b>Output enable, asynchronous input, active LOW</b> . Controls the direction of the I/O pins. When LOW, the I/ <u>O</u> pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- synchronous	Advance input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- synchronous	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE <sub>1</sub> is deasserted HIGH.
ADSC	Input- synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- asynchronous	<b>ZZ</b> "sleep" input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs, DQP <sub>X</sub>	I/O- synchronous	<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP <sub>X</sub> are placed in a tri-state condition.
V <sub>DD</sub>	Power supply	Power supply inputs to the core of the device.
V <sub>SS</sub>	Ground	Ground for the core of the device.
V <sub>SSQ</sub>	I/O ground	Ground for the I/O circuitry.



#### **Pin Definitions** (continued)

Name	I/O	Description
V <sub>DDQ</sub>	I/O power supply	Power supply for the I/O circuitry.
MODE	Input- static	<b>Selects burst order</b> . When tied to GND selects linear burst sequence. When tied to V <sub>DD</sub> or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode pin has an internal pull-up.
TDO	JTAG serial output synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin should be disconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
TMS	JTAG serial input synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
ТСК	JTAG- clock	Clock input to the JTAG circuitry. If the JTAG feature is not being utilized, this pin must be connected to V <sub>SS</sub> . This pin is not available on TQFP packages.
NC	-	No connects. Not internally connected to the die
NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	_	<b>No connects</b> . Not internally connected to the die. NC/72M, NC/144M, NC/288M, NC/576M and NC/1G are address expansion pins are not internally connected to the die.

### **Functional Overview**

device).

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{CO}$ ) is 2.6 ns (250-MHz

The CY7C1440AV33 supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486<sup>™</sup> processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address for the rest of the burst access.

Byte write operations are qualified with the byte write enable  $(\underline{BWE})$  and byte write select  $(\overline{BW}_X)$  inputs. A global write enable  $(\overline{GW})$  overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed Write circuitry.

Three synchronous chip selects ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous output enable ( $\overline{OE}$ ) <u>provide</u> for easy\_bank selection and output tri-state control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2)  $\overline{CE}_1$ ,  $\underline{CE}_2$ ,  $\overline{CE}_3$  are all asserted active, and (3) the write signals (GW, BWE) are all deserted HIGH. ADSP is ignored if  $\overline{CE}_1$  is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the address register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the output registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within 2.6 ns (250-MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the  $\overline{OE}$  signal. Consecutive single Read cycles are supported. Once the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output will tri-state immediately.

### Single Write Accesses Initiated by ADSP

Single Read Accesses

This access is initiated wh<u>en both</u> of the following condition<u>s</u> are satisfied at clock rise: (1) ADSP is asserted LOW, and (2)  $CE_1$ ,  $CE_2$ ,  $CE_3$  are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The write signals (GW, BWE, and BW<sub>X</sub>) and ADV inputs are ignored during this first cycle.

ADSP-triggered write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory array. If GW is



HIGH, then the write operation is controlled by  $\overline{\text{BWE}}$  and  $\overline{\text{BW}}_X$  signals.

The CY7C1440AV33 provides byte write capability that is described in the Write <u>Cycle</u> Descriptions table. Asserting the byte write enable input (BWE) with the selected byte write (BW<sub>X</sub>) input, will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the write operations.

Because CY7C1440AV33 is a common I/O device, the output enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the DQs inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a Write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### Single Write Accesses Initiated by ADSC

ADSC Write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deserted HIGH, (3) CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub> are all asserted active, and (4) the appropriate combination of the Write inputs (GW, BWE, and BW<sub>X</sub>) are asserted active to conduct a Write to the desired byte(s). ADSC-triggered write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The ADV input is ignored during this cycle. If a global Write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the Write operations.

Because <u>C</u>Y7C1440AV33 is a common I/O device, the output enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the DQs inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs are automatically tri-state<u>d</u> whenever a Write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### **Burst Sequences**

The CY7C1440AV33 provides a two-bit wraparound counter, fed by A1:A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input. Asserting ADV LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$ ,  $\overline{ADSP}$ , and  $\overline{ADSC}$  must remain inactive for the duration of t<sub>ZZBEC</sub> after the ZZ input returns LOW.

#### Interleaved Burst Address Table

(MODE = Floating or  $V_{DD}$ )

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Parameter	Description	Test Conditions	Min	Мах	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 V$	_	100	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 V$	_	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>≤</u> 0.2 V	2t <sub>CYC</sub>	-	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	-	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ inactive to exit sleep current	This parameter is sampled	0	_	ns



### **Truth Table**

The truth table for CY7C1440AV33 follows. [2, 3, 4, 5, 6, 7]

Operation	Add. Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselect cycle, power-down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L–H	Tri-state
Deselect cycle, power-down	None	L	L	Х	L	L	Х	Х	Х	Х	L–H	Tri-state
Deselect cycle, power-down	None	L	Х	Н	L	L	Х	Х	Х	Х	L–H	Tri-state
Deselect cycle, power-down	None	L	L	Х	L	Н	L	Х	Х	Х	L–H	Tri-state
Deselect cycle, power-down	None	L	Х	Н	L	Н	L	Х	Х	Х	L–H	Tri-state
Sleep mode, power-down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-state
READ cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
READ cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	Н	L–H	Tri-state
WRITE cycle, begin burst	External	L	Н	L	L	Н	L	Х	L	Х	L–H	D
READ cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
READ cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tri-state
READ cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
READ cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tri-state
READ cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
READ cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tri-state
WRITE cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L–H	D
WRITE cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L–H	D
READ cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
READ cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tri-state
READ cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
READ cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tri-state
WRITE cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L–H	D
WRITE cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L–H	D

Notes

- Notes
  2. X = "Don't Care." H = Logic HIGH, L = Logic LOW.
  3. WRITE = L when any one or more byte write enable signals and BWE = L or GW = L. WRITE = H when all byte write enable signals, BWE, GW = H.
  4. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
  5. CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are available only in the T<u>QFP</u> package. BGA package has only 2 chip selects <u>CE<sub>1</sub></u> and CE<sub>2</sub>.
  6. <u>The S</u>RAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>X</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.
  7. OE is negarable and with the clock rise. It is marked interpally during write guides. During a read cycle oil data bits are tri otete when <u>OE</u> is interpally.
- OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



### **Truth Table for Read/Write**

The truth table for Read/Write for CY7C1440AV33 follows. <sup>[8, 9, 10]</sup>

Function (CY7C1440AV33)	GW	BWE	BWD	BW <sub>C</sub>	BWB	BWA
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write byte A – $(DQ_A \text{ and } DQP_A)$	Н	L	Н	Н	Н	L
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write bytes B, A	Н	L	Н	Н	L	L
Write byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	Н	L	Н	L	Н	Н
Write bytes C, A	Н	L	Н	L	Н	L
Write bytes C, B	Н	L	Н	L	L	Н
Write bytes C, B, A	Н	L	Н	L	L	L
Write byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	Н	L	L	Н	Н	Н
Write bytes D, A	Н	L	L	Н	Н	L
Write bytes D, B	Н	L	L	Н	L	Н
Write bytes D, B, A	Н	L	L	Н	L	L
Write bytes D, C	Н	L	L	L	Н	Н
Write bytes D, C, A	Н	L	L	L	Н	L
Write bytes D, C, B	Н	L	L	L	L	Н
Write all bytes	Н	L	L	L	L	L
Write all bytes	L	Х	Х	Х	Х	Х

Notes

The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 BW<sub>x</sub> represents any byte write signal. To enable any byte write BW<sub>x</sub>, a Logic LOW signal should be applied at clock rise. Any number of bye writes can be enabled at the same time for any given write.
 Table only lists a partial listing of the byte write combinations. Any combination of BW<sub>x</sub> is valid. Appropriate write will be done based on which byte write is active.



### IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1440AV33 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with IEEE Standard 1149.1. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1440AV33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V<sub>SS</sub>) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V<sub>DD</sub> through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

#### Test Access Port (TAP)

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 13. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active, depending upon the current state of the TAP state machine (see Instruction Codes on page 17). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

#### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 14. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions on page 17.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes on page 17. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute



the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a high Z state until the next command is given during the "Update IR" state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required – that is, while data captured is shifted out, the preloaded data can be shifted in.

#### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

#### EXTEST OUTPUT BUS TRI-STATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at, bit #89 (for 165-ball FBGA package). When this scan cell, called the "extest output bus tri-state", is latched into the preload register during the "Update-DR" state in the TAP controller, it will directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it will enable the output buffers to drive the output bus. When LOW, this bit will place the output bus into a high Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR", the value loaded into that shift-register cell will latch into the preload register. When the EXTEST instruction is entered, this bit will directly control the output Q-bus pins. Note that this bit is pre-set HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




### **TAP Controller State Diagram**




The 0/1 next to each state represents the value of TMS at the rising edge of TCK.



### **TAP Controller Block Diagram**



### **TAP** Timing





### **TAP AC Switching Characteristics**


Over the operating Range

Parameter [11, 12	<sup>2]</sup> Description	Min	Max	Unit
Clock				
t <sub>TCYC</sub>	TCK clock cycle time	50	-	ns
t <sub>TF</sub>	TCK clock frequency	-	20	MHz
t <sub>TH</sub>	TCK clock HIGH time	20	-	ns
t <sub>TL</sub>	TCK clock LOW time	20	-	ns
Output Times				
t <sub>TDOV</sub>	TCK clock LOW to TDO valid	-	10	ns
t <sub>TDOX</sub>	TCK clock LOW to TDO invalid	0	-	ns
Set-up Times				
t <sub>TMSS</sub>	TMS set-up to TCK clock rise	5	-	ns
t <sub>TDIS</sub>	TDI set-up to TCK clock rise	5	-	ns
t <sub>CS</sub>	Capture set-up to TCK rise	5	-	ns
Hold Times				
t <sub>TMSH</sub>	TMS hold after TCK clock rise	5	-	ns
t <sub>TDIH</sub>	TDI hold after clock rise	5	-	ns
t <sub>CH</sub>	Capture hold after clock rise	5	-	ns

### 3.3 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 3.3 V
Input rise and fall times	1 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V


### 3.3 V TAP AC Output Load Equivalent



# 2.5 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

### 2.5 V TAP AC Output Load Equivalent



#### Notes

11. t<sub>CS</sub> and t<sub>CH</sub> refer to the set-up and hold time requirements of latching data from the boundary scan register. 12. Test conditions are specified using the load in TAP AC test Conditions.  $t_R/t_F = 1$  ns.



### **TAP DC Electrical Characteristics and Operating Conditions**

(0 °C <  $T_A$  < +70 °C;  $V_{DD}$  = 3.135 to 3.6 V unless otherwise noted)

Parameter <sup>[13]</sup>	Description	Test C	conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH voltage	I <sub>OH</sub> = -4.0 mA, V <sub>DDQ</sub> = 3.3 V		2.4	-	V
		$I_{OH}$ = -1.0 mA, $V_{DDQ}$	= 2.5 V	2.0	-	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = –100 μA	V <sub>DDQ</sub> = 3.3 V	2.9	-	V
			V <sub>DDQ</sub> = 2.5 V	2.1	-	V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 3.3 V	-	0.4	V
		I <sub>OL</sub> = 1.0 mA	V <sub>DDQ</sub> = 2.5 V	-	0.4	V
V <sub>OL2</sub>	Output LOW voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 3.3 V	-	0.2	V
			V <sub>DDQ</sub> = 2.5 V	-	0.2	V
V <sub>IH</sub>	Input HIGH voltage		V <sub>DDQ</sub> = 3.3 V	2.0	V <sub>DD</sub> + 0.3	V
			V <sub>DDQ</sub> = 2.5 V	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage		V <sub>DDQ</sub> = 3.3 V	-0.3	0.8	V
			V <sub>DDQ</sub> = 2.5 V	-0.3	0.7	V
I <sub>X</sub>	Input load current	$GND \leq V_{IN} \leq V_{DDQ}$		-5	5	μA



### **Identification Register Definitions**

Instruction Field	CY7C1440AV33 (1 M × 36)	Description
Revision number (31:29)	000	Describes the version number.
Device depth (28:24) <sup>[14]</sup>	01011	Reserved for internal use
Architecture/memory type(23:18)	000000	Defines memory type and architecture
Bus width/density(17:12)	100111	Defines width and density
Cypress JEDEC ID code (11:1)	00000110100	Allows unique identification of SRAM vendor.
ID register presence indicator (0)	1	Indicates the presence of an ID register.

### **Scan Register Sizes**

Register Name	Bit Size (x 36)
Instruction	3
Bypass	1
ID	32
Boundary scan order (165-ball FBGA package)	89

### **Instruction Codes**

Instruction	Code	Description
EXTEST	000	Captures the I/O ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



### **Boundary Scan Order**

165-ball FBGA [15, 16]

### CY7C1440AV33 (1 M × 36)

Bit #	Ball ID
1	N6
2	N7
3	N10
4	P11
5	P8
6	R8
7	R9
8	P9
9	P10
10	R10
11	R11
12	H11
13	N11
14	M11
15	L11
16	K11
17	J11
18	M10
19	L10
20	K10
21	J10
22	H9
23	H10
24	G11
25	F11

Bit #	Ball ID
26	E11
27	D11
28	G10
29	F10
30	E10
31	D10
32	C11
33	A11
34	B11
35	A10
36	B10
37	A9
38	B9
39	C10
40	A8
41	B8
42	A7
43	B7
44	B6
45	A6
46	B5
47	A5
48	A4
49	B4
50	B3

Bit #	Ball ID
51	A3
52	A2
53	B2
54	C2
55	B1
56	A1
57	C1
58	D1
59	E1
60	F1
61	G1
62	D2
63	E2
64	F2
65	G2
66	H1
67	H3
68	J1
69	K1
70	L1
71	M1
72	J2
73	K2
74	L2
75	M2

Bit #	Ball ID
76	N1
77	N2
78	P1
79	R1
80	R2
81	P3
82	R3
83	P2
84	R4
85	P4
86	N5
87	P6
88	R6
89	Internal

Notes 15. Balls that are NC (No Connect) are preset LOW. 16. Bit# 89 is preset HIGH.



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied–55 °C to +125 °C
Supply voltage on $V_{DD}$ relative to GND–0.3 V to +4.6 V
Supply voltage on $V_{DDQ}$ relative to GND –0.3 V to +V_{DD}
DC voltage applied to outputs in tri-state–0.5 V to $V_{\text{DDQ}}$ + 0.5 V

DC input voltage	–0.5 V to $V_{DD}$ + 0.5 V
Current into outputs (LOW)	
Static discharge voltage (per MIL-STD-883, method 3015)	> 2001 V
Latch-up current	> 200 mA

### **Operating Range**

Range	e Ambient V <sub>DD</sub>		V <sub>DDQ</sub>
Commercial	0 °C to +70 °C	3.3 V – 5% /	2.5 V – 5%
Industrial	–40 °C to +85 °C	+ 10%	to V <sub>DD</sub>

### **Electrical Characteristics**

Over the Operating Range

Parameter [17, 18]	Description	Test Conditions		Min	Мах	Unit
V <sub>DD</sub>	Power supply voltage			3.135	3.6	V
V <sub>DDQ</sub>	I/O supply voltage	for 3.3 V I/O		3.135	V <sub>DD</sub>	V
		for 2.5 V I/O		2.375	2.625	V
V <sub>OH</sub>	Output HIGH voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA		2.4	-	V
		for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA		2.0	-	V
V <sub>OL</sub>	Output LOW voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA		-	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA		_	0.4	V
		for 3.3 V I/O		2.0	V <sub>DD</sub> + 0.3	V
		for 2.5 V I/O		1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub> Input LOW voltage <sup>[17]</sup>		for 3.3 V I/O		-0.3	0.8	V
		for 2.5 V I/O		-0.3	0.7	V
	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		-5	5	μA
	Input current of MODE	Input = V <sub>SS</sub>		-30	-	μA
		Input = V <sub>DD</sub>		_	5	μA
	Input current of ZZ	Input = V <sub>SS</sub>		-5	-	μA
		Input = V <sub>DD</sub>		-	30	μA
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ_i}$ output disable	d	-5	5	μA
I <sub>DD</sub>	V <sub>DD</sub> operating supply current	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	4-ns cycle, 250 MHz	_	475	mA
			6-ns cycle, 167 MHz	_	375	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs	$\label{eq:VD} \begin{array}{l} V_{DD} = Max, \mbox{ device deselected}, \\ V_{IN} \geq V_{IH} \mbox{ or } V_{IN} \leq V_{IL}, \\ f = f_{MAX} = 1/t_{CYC} \end{array}$	All speeds	_	225	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs		All speeds	_	120	mA

Notes

17. Overshoot:  $V_{IH(AC)} < V_{DD} + 1.5 V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2 V$  (Pulse width less than  $t_{CYC}/2$ ). 18.  $T_{Power-up}$ : Assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



### Electrical Characteristics (continued)

#### Over the Operating Range

Parameter [17, 18]	Description	Test Conditions		Min	Max	Unit
000	Automatic CE power-down current – CMOS inputs	$ \begin{split} &V_{DD} = Max, \text{device deselected, or} \\ &V_{IN} \leq 0.3 \text{ V or } V_{IN} \geq V_{DDQ} - 0.3 \text{ V,} \\ &f = f_{MAX} = 1/t_{CYC} \end{split} $	All speeds	-	200	mA
00-	Automatic CE Power-down current – TTL Inputs	$ \begin{array}{l} V_{DD} = Max, \mbox{ device deselected}, \\ V_{IN} \geq V_{IH} \mbox{ or } V_{IN} \leq V_{IL}, \\ f = 0 \end{array} $	All speeds	-	135	mA

### Capacitance


Parameter <sup>[19]</sup>	Description	Test Conditions	100-pin TQFP Max	165-ball FBGA Max	Unit
C <sub>IN</sub>		T <sub>A</sub> = 25 °C, f = 1 MHz,	6.5	7	pF
C <sub>CLK</sub>	Clock input capacitance	$V_{DD} = 3.3 \text{ V}, V_{DDQ} = 2.5 \text{ V}$	3	7	pF
C <sub>I/O</sub>	Input/Output capacitance		5.5	6	pF

### Thermal Resistance

Parameter <sup>[19]</sup>	Description	Test Conditions	100-pin TQFP Package	165-ball FBGA Package	Unit
$\Theta_{JA}$		Test conditions follow standard test methods and procedures for measuring		20.8	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)	thermal impedance, per EIA/JESD51.	2.28	3.2	°C/W

### AC Test Loads and Waveforms





Note 19. Tested initially and after any design or process change that may affect these parameters.



### **Switching Characteristics**

#### Over the Operating Range

Parameter <sup>[20, 21]</sup> t <sub>POWER</sub> V <sub>I</sub>	Description DD(typical) to the first access <sup>[22]</sup>	Min	Max	Min	Max	Unit
t <sub>POWER</sub> V <sub>I</sub>	<sub>DD</sub> (typical) to the first access <sup>[22]</sup>				wax	
		1	_	1	_	ms
Clock			•	•		
t <sub>CYC</sub> CI	lock cycle time	4.0	-	6	_	ns
t <sub>CH</sub> CI	lock HIGH	1.5	-	2.4	_	ns
t <sub>CL</sub> CI	lock LOW	1.5	-	2.4	_	ns
Output Times			•	•		
t <sub>CO</sub> Da	ata output valid after CLK rise	_	2.6	_	3.4	ns
	ata output hold after CLK rise	1.0	_	1.5	_	ns
t <sub>CLZ</sub> CI	lock to low Z <sup>[23, 24, 25]</sup>	1.0	_	1.5	_	ns
t <sub>CHZ</sub> CI	lock to high Z <sup>[23, 24, 25]</sup>	_	2.6	_	3.4	ns
t <sub>OEV</sub>	E LOW to output valid	_	2.6	-	3.4	ns
t <sub>OELZ</sub>	E LOW to output low Z <sup>[23, 24, 25]</sup>	0	-	0	-	ns
t <sub>OEHZ</sub>	E HIGH to output high Z <sup>[23, 24, 25]</sup>	_	2.6	-	3.4	ns
Set-up Times				1		
t <sub>AS</sub> Ac	ddress set-up before CLK rise	1.2	_	1.5	_	ns
t <sub>ADS</sub> AI	DSC, ADSP set-up before CLK rise	1.2	_	1.5	_	ns
t <sub>ADVS</sub> AI	DV set-up before CLK rise	1.2	_	1.5	_	ns
t <sub>WES</sub> G	W, BWE, BW <sub>X</sub> set-up before CLK rise	1.2	_	1.5	_	ns
t <sub>DS</sub> Da	ata input set-up before CLK rise	1.2	_	1.5	_	ns
t <sub>CES</sub> CI	hip enable set-up before CLK rise	1.2	-	1.5	_	ns
Hold Times			•			
t <sub>AH</sub> Ac	ddress hold after CLK rise	0.3	_	0.5	_	ns
t <sub>ADH</sub> AI	DSP, ADSC hold after CLK rise	0.3	-	0.5	-	ns
t <sub>ADVH</sub> AI	DV hold after CLK rise	0.3	-	0.5	_	ns
	W, BWE, BW <sub>X</sub> hold after CLK rise	0.3	-	0.5	_	ns
t <sub>DH</sub> Da	ata input hold after CLK rise	0.3	-	0.5	_	ns
t <sub>CEH</sub> CI	hip enable hold after CLK rise	0.3	-	0.5	-	ns


Notes

20. Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V. 21. Test conditions shown in (a) of Figure 3 on page 20 unless otherwise noted. 22. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially before a read or write operation can be initiated. be initiated.

23. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in (b) of Figure 3 on page 20. Transition is measured ± 200 mV from steady-state voltage.
24. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.
25. This parameter is sampled and not 100% tested.



### **Switching Waveforms**




#### Note

26. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH.



### Switching Waveforms (continued)




Notes

27. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH. 28. Full width write can be initiated by either GW LOW; or by GW HIGH, BWE LOW and BW<sub>X</sub> LOW.



### Switching Waveforms (continued)




Notes

29. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HI<u>GH</u> or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH. 30. The data bus (Q) remains in high Z following a Write cycle, unless a new read access is initiated by ADSP or ADSC. 31. GW is HIGH.



### Switching Waveforms (continued)



Notes 32. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 33. DQs are in high Z when exiting ZZ sleep mode.





### **Ordering Information**


Cypress offers other versions of this type of product in different configurations and features. The following table contains only the list of parts that are currently available.

For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products, or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.


Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
167	CY7C1440AV33-167AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
250	CY7C1440AV33-250AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1440AV33-250AXI		100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Industrial
	CY7C1440AV33-250BZXI	51-85195	165-ball FBGA (15 × 17 × 1.4 mm) Pb-free	


#### **Ordering Code Definitions**






### **Package Diagrams**







1. JEDEC STD REF MS-026

2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH


MOLD PROTRUSION/END FLASH SHALL NOT EXCEDE NOD98 in (0.25 mr) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH 3. DIMENSIONS IN MILLIMETERS

51-85050 \*D



### Package Diagrams (continued)

Figure 9. 165-ball FBGA (15 × 17 × 1.40 mm) (0.50 Ball Diameter) Package Outline, 51-85195



51-85195 \*C





### Acronyms

Acronym	Description			
BGA	ball grid array			
CE	chip enable			
CMOS	complementary metal oxide semiconductor			
EIA	electronic industries alliance			
FBGA	fine-pitch ball grid array			
I/O	I/O input/output			
JEDEC	joint electron devices engineering council			
JTAG	joint test action group			
LSB	least significant bit			
MSB	most significant bit			
NoBL	No Bus Latency			
OE	output enable			
SRAM	static random access memory			
TAP	test access port			
тск	test clock			
TMS	test mode select			
TDI	test data-in			
TDO	test data-out			
TQFP	thin quad flat pack			
TTL	transistor-transistor logic			

### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
ms	millisecond
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	124437	03/04/03	CJM	New data sheet.
*A	254910	See ECN	SYT	Updated Logic Block Diagram – CY7C1440AV33. Updated Logic Block Diagram – CY7C1442AV33. Updated Logic Block Diagram – CY7C1442AV33. Updated Logic Block Diagram – CY7C1446AV33. Updated Identification Register Definitions (Added Note 14 and referred the same in Device Depth (28:24)). Added Boundary Scan Order related information. Updated Electrical Characteristics (Updated values of I <sub>DD</sub> , I <sub>X</sub> and I <sub>SB</sub> parameters). Updated Switching Characteristics (Added t <sub>POWER</sub> parameter and its details Updated Switching Waveforms. Updated Package Diagrams (Removed 119-ball PBGA package, changed 165-ball FBGA package from BB165C (15 × 17 × 1.20 mm) to BB165 (15 × 17 × 1.40 mm), changed 209-Lead PBGA BG209 (14 × 22 × 2.20 mm to BB209A (14 × 22 × 1.76 mm)).
*В	306335	See ECN	SYT	Updated Pin Configurations (Changed H9 pin from V <sub>SSQ</sub> to V <sub>SS</sub> for 209-bal FBGA). Updated Thermal Resistance (Replaced $\Theta_{JA}$ and $\Theta_{JC}$ values from TBD to 25.21 °C/W and 2.58 °C/W respectively for 100-pin TQFP Package, replace $\Theta_{JA}$ and $\Theta_{JC}$ values from TBD to respective Values for 165-ball FBGA and 209-ball FBGA Packages). Updated Electrical Characteristics (Changed maximum value of I <sub>DD</sub> parameter from 450 mA, 400 mA, and 350 mA to 475 mA, 425 mA, and 375 mA for frequencies of 250 MHz, 200 MHz, and 167 MHz respectively, changed maximum value of I <sub>SB1</sub> parameter from 190 mA, 180 mA, and 170 mA to 225 mA for frequencies of 250 MHz, 200 MHz, 200 MHz, and 167 MHz respectively, changed maximum value of I <sub>SB2</sub> from 80 mA to 100 mA, changed maximum value of I <sub>SB3</sub> from 180 mA, 170 mA, and 160 mA to 200 mA for frequencies of 250 MHz, and 167 MHz respectively, changed maximum value of I <sub>SB4</sub> parameter from 100 mA to 110 mA). Updated Switching Characteristics (Changed maximum value of t <sub>CO</sub> parameter from 3.0 ns to 3.2 ns for 200 MHz frequency, changed minimum value of t <sub>DOH</sub> parameter from 1.3 ns to 1.5 ns for 200 MHz frequency). Updated Ordering Information (Added lead-free information for 100-pin TQFI 165-ball FBGA and 209-ball FBGA Packages).
*C	332173	See ECN	SYT	Updated Pin Configurations (Modified Address Expansion balls in the pinou for 165-ball FBGA and 209-ball FBGA Package as per JEDEC standards). Updated Operating Range (Added Industrial Temperature Range). Updated Electrical Characteristics (Updated Test Conditions of V <sub>OL</sub> , V <sub>OH</sub> parameters, changed maximum value of I <sub>SB2</sub> and I <sub>SB4</sub> parameters from 100 mA and 110 mA to 120 mA and 135 mA respectively). Updated Capacitance (Changed value of C <sub>IN</sub> , C <sub>CLK</sub> and C <sub>I/O</sub> to 7 pF, 7 pF, ar 6 pF from 5 pF, 5 pF, and 7 pF for 165-ball FBGA Package). Updated Ordering Information (By Shading and Unshading MPNs as per availability). Updated Package Diagrams (Included 100-pin TQFP Package Diagram).



# Document History Page (continued)

	t Title: CY7C t Number: 38		-Mbit (1 M ×	36) Pipelined Sync SRAM
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
*D	417547	See ECN	RXU	Changed status from Preliminary to Final. Changed address of Cypress Semiconductor Corporation from "3901 North First Street" to "198 Champion Court". Updated Electrical Characteristics (Updated Note 18 (Changed test condition from $V_{IH} \leq V_{DD}$ to $V_{IH} < V_{DD}$ ), changed "Input Load Current except ZZ and MODE" to "Input Leakage Current except ZZ and MODE" in the description of I <sub>X</sub> parameter, changed minimum value of I <sub>X</sub> corresponding to Input current of MODE (Input = V <sub>SS</sub> ) from -5 $\mu$ A to -30 $\mu$ A, changed maximum value of I <sub>X</sub> corresponding to Input current of MODE (Input = V <sub>DD</sub> ) from 30 $\mu$ A to 5 $\mu$ A respectively, changed minimum value of I <sub>X</sub> corresponding to Input current of ZZ (Input = V <sub>SS</sub> ) from -30 $\mu$ A to -5 $\mu$ A, changed maximum value of I <sub>X</sub> corresponding to Input current of ZZ (Input = V <sub>DD</sub> ) from 5 $\mu$ A to 30 $\mu$ A). Updated Ordering Information (Updated part numbers, replaced Package Name column with Package Diagram in the Ordering Information table). Updated Package Diagrams.
*E	473650	See ECN	VKN	Updated TAP AC Switching Characteristics (Changed minimum value of $t_{TH}$ , $t_{TL}$ parameters from 25 ns to 20 ns, changed maximum value of $t_{TDOV}$ parameter from 5 ns to 10 ns). Updated Maximum Ratings (Added the Maximum Rating for Supply Voltage on $V_{DDQ}$ Relative to GND). Updated Ordering Information (Updated part numbers).
*F	2897278	03/22/2010	NJY	Updated Ordering Information (Removed obsolete part numbers). Updated Package Diagrams.
*G	3044512	10/01/2010	NJY	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits and updated in new template.
*H	3055212	10/11/2010	NJY	Updated Ordering Information (Updated part numbers).
*	3357006	08/29/2011	PRIT	Updated Package Diagrams. Updated in new template.
*J	3424238	11/15/2011	PRIT	Updated Ordering Information (Updated part numbers). Updated Package Diagrams.



# Document History Page (continued)

Rev. E	ECN No.	Issue Date	Orig. of	Description of Change
	ECN NO. 3616631	05/14/2012	PRIT	Updated Features (Removed 200 MHz frequency related information, removed CY7C1442AV33, CY7C1446AV33 related information, removed 209-ball FBGA package related information). Updated Functional Description (Removed CY7C1442AV33, CY7C1446AV33; related information, removed the Note "For best-practices recommendations please refer to the Cypress application note <i>System Design Guidelines</i> on www.cypress.com." and its reference). Updated Selection Guide (Removed 200 MHz frequency related information Removed Logic Block Diagram – CY7C1442AV33. Removed Logic Block Diagram – CY7C1446AV33. Updated Pin Configurations (Updated Figure 1 (Removed CY7C1442AV33 related information), updated Figure 2 (Removed CY7C1442AV33, related information), updated Figure 2 (Removed CY7C1442AV33, related information). Updated Figure 2 (Removed CY7C1442AV33, related information). Updated Figure 2 (Removed CY7C1442AV33, CY7C1446AV33) related information). Updated Functional Overview (Removed CY7C1442AV33, CY7C1446AV33 related information). Updated Truth Table (Removed CY7C1442AV33, CY7C1446AV33). Removed Truth Table for Read/Write (Corresponding to CY7C1442AV33). Removed Truth Table for Read/Write (Corresponding to CY7C1442AV33). Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Removed CY7C1442AV33, CY7C1446AV33 related information). Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Removed CY7C1442AV33, CY7C1446AV33, related information). Updated Scan Register Definitions (Removed CY7C1442AV33, CY7C1442AV33, CY7C1442AV33, CY7C1442AV33, CY7C1442AV33, CY7C1442AV33, related information). Updated Boundary Scan Order (Corresponding to 209-ball FBGA package Updated Electrical Characteristics (Removed 200 MHz frequency related information). Updated Capacitance (Removed 209-ball FBGA package related information). Updated Capacitance (Removed 209-ball FBGA package related information). Updated Switching Characteristics (Removed 200 MHz frequency related information). Updated Switching Characteristics (Removed 200 MHz frequency related information). Up



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2003-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05383 Rev. \*K

#### Revised May 14, 2012

Page 33 of 33

i486 is a trademark, and Intel and Pentium are registered trademarks of Intel Corporation. PowerPC is a trademark of IBM Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders.