SINGLE-CHIP, LI-ION AND LI-POL CHARGER IC

FEATURES

- **Small 3 mm × 3 mm MLP Package**
- **Integrated Power FET and Current Sensor for Up to 1-A Charge Applications From AC Adapter**
- **Precharge Conditioning With Safety Timer**
- **Charge and Power Good (AC Adapter Present With Fixed Safety) Status Output**
- **Automatic Sleep Mode for Low-Power Consumption**
- **Fixed 7-Hour Fast Charge Safety Timer**
- **Ideal for Low-Dropout Charger Designs for Single-Cell Li-Ion or Li-Pol Packs in Space-Limited Portable Applications**


APPLICATIONS

- **PDAs, MP3 Players**
- **Digital Cameras**
- **Internet Appliances**
- **Smartphones**

DESCRIPTION

The bq24080 is a highly integrated and flexible Li-Ion linear charge device targeted at space-limited charger applications. It offers an integrated power FET and current sensor, high-accuracy current and voltage regulation, charge status, and charge termination, in a single monolithic device. An external resistor sets the magnitude of the charge current.

The bq24080 charges the battery in three phases: conditioning, constant current, and constant voltage. Charge is terminated based on minimum current. An internal charge timer provides a backup safety for charge termination. The bq24080 automatically restarts the charge if the battery voltage falls below an internal threshold. The bq24080 automatically enters sleep mode when the input supply is removed.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2006, Texas Instruments Incorporated

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

T_J	CHARGE REGULATION VOLTAGE (V)	FUNCTIONS	FAST-CHARGE TIMER (HOURS)	PART NUMBER(1)(2)	MARKINGS
-40°C to 125°C	4.2	$\overline{CE}$ and $\overline{PG}$	7	bq24080DRCR	BRO
				bq24080DRCT	

(1) The DRC package is available taped and reeled only in quantities of 3,000 devices per reel.
(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

DISSIPATION RATINGS

PACKAGE	θ_{JA}	θ_{JC}	T_A < 40°C POWER RATING	DERATING FACTOR ABOVE T_A = 25°C
DRC(1)	46.87 °C/W	4.95 °C/W	1.5 W	0.021 W/°C

(1) This data is based on using the JEDEC High-K board and the exposed die pad is connected to a copper pad on the board. This is connected to the ground plane by a 2 x 3 via matrix.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

			bq24080	UNIT
V_I	Input voltage(2)	IN, $\overline{CE}$, ISET, OUT, $\overline{PG}$, STAT1, STAT2	-0.3 to 7	V
	Output sink/source current	STAT1, STAT2, PG	15	mA
	Output current	OUT	1.5	A
T_A	Operating free-air temperature range		-40 to 125	°C
T_J	Junction temperature range			°C
T_{stg}	Storage temperature		–65 to 150	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		300	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to V_{SS}.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V_{CC}	Supply voltage	4.5	6.5	V
T_J	Operating junction temperature range	0	125	°C

ELECTRICAL CHARACTERISTICS

over 0°C ≤ T_J ≤ 125°C and recommended supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CURRENT						
$I_{CC(VCC)}$	V_{CC} current	$V_{CC} > V_{CC(min)}$		1.2	2	mA
$I_{CC(SLP)}$	Sleep current	Sum of currents into OUT pin, $V_{CC} < V_{(SLP)}$		2	5	µA
$I_{CC(STBY)}$	Standby current	$\overline{CE}$ = High, 0°C ≤ T_J ≤ 85°C			150	µA
$I_{IB(OUT)}$	Input current on OUT pin	Charge DONE, $V_{CC} > V_{CC(MIN)}$		1	5	µA
$I_{IB(\overline{CE})}$	Input current on $\overline{CE}$ pin	$\overline{CE}$ = High			1	µA
VOLTAGE REGULATION $V_{O(REG)} + V_{(DO–MAX)} \le V_{CC}$, $I_{(TERM)} < I_{O(OUT)} \le 1$ A						
$V_{O(REG)}$	Output voltage			4.2		V
	Voltage regulation accuracy	T_A = 25°C	–0.35%		0.35%	
			–1%		1%	
$V_{(DO)}$	Dropout voltage ($V_{(IN)}$–$V_{(OUT)}$)	$V_{O(OUT)} = V_{O(REG)}$, $I_{O(OUT)}$ = 1 A $V_{O(REG)} + V_{(DO)}) \le V_{CC}$		350	500	mV
CURRENT REGULATION						
$I_{O(OUT)}$	Output current range(1)	$V_{I(OUT)} > V_{(LOWV)}$, $V_{I(IN)} – V_{I(OUT)} > V_{(DO)}$, $V_{CC} \ge 4.5$ V	50		1000	mA
$V_{(SET)}$	Output current set voltage	Voltage on ISET pin, $V_{CC} \ge 4.5$ V, $V_I \ge 4.5$ V, $V_{I(OUT)} > V_{(LOWV)}$, $V_I – V_{I(OUT)} > V_{(DO)}$	2.463	2.5	2.538	V
$K_{(SET)}$	Output current set factor	50 mA ≤ $I_{O(OUT)}$ ≤ 1 A	307	322	337	
		10 mA ≤ $I_{O(OUT)}$ < 50 mA	296	320	346	
		1 mA ≤ $I_{O(OUT)}$ < 10 mA	246	320	416	
PRECHARGE AND SHORT-CIRCUIT CURRENT REGULATION						
$V_{(LOWV)}$	Precharge to fast-charge transition threshold	Voltage on OUT pin	2.8	3	3.2	V
	Deglitch time for fast-charge to precharge transition	$V_{CC(MIN)} \ge 4.5$ V, t_{FALL} = 100 ns, 10-mV overdrive, $V_{I(OUT)}$ decreasing below threshold	250	375	500	ms
$I_{O(PRECHG)}$	Precharge range(2)	0 V < $V_{I(OUT)}$ < $V_{(LOWV)}$, t < $t_{(PRECHG)}$	5		100	mA
$V_{(PRECHG)}$	Precharge set voltage	Voltage on ISET pin, $V_{O(REG)}$ = 4.2 V, 0 V < $V_{I(OUT)} > V_{(LOWV)}$, t < $t_{(PRECHG)}$	240	255	270	mV
TERMINATION DETECTION						
$I_{(TERM)}$	Charge termination detection range(3)	$V_{I(OUT)} > V_{(RCH)}$, t < $t_{(TRMDET)}$	5		100	mA
$V_{(TERM)}$	Charge termination detection set voltage	Voltage on ISET pin, $V_{O(REG)}$ = 4.2 V, $V_{I(OUT)} > V_{(RCH)}$, t < $t_{(TRMDET)}$	235	250	265	mV
t_{TRMDET}	Deglitch time for termination detection	$V_{CC(MIN)} \ge 4.5$ V, t_{FALL} = 100 ns charging current decreasing below 10-mV overdrive	250	375	500	ms

(1) See Equation 2 in the *Function Description* section.
(2) See Equation 1 in the *Function Description* section.
(3) See Equation 3 in the *Function Description* section.


ELECTRICAL CHARACTERISTICS (continued)

over 0°C ≤ T_J ≤ 125°C and recommended supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY RECHARGE THRESHOLD						
$V_{(RCH)}$	Recharge threshold		$V_{O(REG)}$– 0.115	$V_{O(REG)}$– 0.10	$V_{O(REG)}$– 0.085	V
$t_{(DEGL)}$	Deglitch time for recharge detect	$V_{CC(MIN)}$ ≥ 4.5 V, t_{FALL} = 100 ns decreasing below or increasing above threshold, 10-mV overdrive	250	375	500	ms
STAT1, STAT2, and $\overline{PG}$ OUTPUTS						
V_{OL}	Low-level output saturation voltage	I_O = 5 mA			0.25	V
CHARGE ENABLE ($\overline{CE}$), INPUTS						
V_{IL}	Low-level input voltage	I_{IL} = 10 µA	0		0.4	V
V_{IH}	High-level input voltage	I_{IL} = 20 µA	1.4			
I_{IL}	CE, low-level input current		-1			µA
I_{IH}	CE, high-level input current				1	
TIMERS						
$t_{(PRECHG)}$	Precharge time		1,620	1,800	1,930	s
$t_{(CHG)}$	Charge time		22,680	25,200	27,720	s
$I_{(FAULT)}$	Timer fault recovery current			200		µA
SLEEP COMPARATOR						
$V_{(SLP)}$	Sleep-mode entry threshold voltage	2.3 V ≤ $V_{I(OUT)}$ ≤ $V_{O(REG)}$			V_{CC} ≤ $V_{I(OUT)}$ + 80 mV	V
$V_{(SLPEXIT)}$	Sleep-mode exit threshold voltage		V_{CC} ≥ $V_{I(OUT)}$ + 190			
	Sleep-mode deglitch time	$V_{(IN)}$ decreasing below threshold, t_{FALL} = 100 ns, 10-mV overdrive	250	375	500	ms
THERMAL SHUTDOWN ENTRY THRESHOLDS						
$T_{(SHTDWN)}$	Thermal trip threshold	T_J increasing		165		°C
	Thermal hysteresis			15		
UNDERVOLTAGE LOCKOUT						
$V_{(UVLO)}$	Undervoltage lockout	Decreasing V_{CC}	2.4	2.5	2.6	V
	Hysteresis			27		mV

PIN ASSIGNMENT


DRC PACKAGE
(TOP VIEW)



TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
IN	1	I	Adapter dc voltage
$\overline{CE}$	9	I	Charge enable input (active low voltage, min 0.1 µF input capacitor)
GND	2, 7	-	Ground
ISET	6	I	Charge current. Precharge and termination set point.
OUT	10	O	Charge current output (minimum 0.1 µF capacitor to ground)
$\overline{PG}$	8	O	Power-good status output (open-drain)
STAT1	3	O	Charge status output 1 (open-drain)
STAT2	4	O	Charge status output 2 (open-drain)
VSS	5	-	Ground
Thermal Pad	-	-	There is an internal electrical connection between the exposed thermal pad and VSS pin of the device. The exposed thermal pad must be connected to the same potential as the VSS pin on the printed-circuit board. ***Do not use the thermal pad as the primary ground input for the device***. VSS pin must be connected to ground at all times.

FUNCTIONAL BLOCK DIAGRAM






Figure 1.

The bq24080 supports a precision Li-Ion, Li-Pol charging system suitable for single cells. Figure 2 shows a typical charge profile, and Figure 3 shows an operational flow chart.




Figure 2. Typical Charging Profile

FUNCTIONAL DESCRIPTION




Figure 3. Operational Flow Chart

FUNCTIONAL DESCRIPTION (continued)

Battery Preconditioning

During a charge cycle if the battery voltage is below the $V_{(LOWV)}$ threshold, the bq24080 applies a precharge current, $I_{O(PRECHG)}$, to the battery. This feature revives deeply discharged cells. The resistor connected between the ISET and V_{SS}, R_{SET} determines the precharge rate. The $V_{(PRECHG)}$ and $K_{(SET)}$ parameters are specified in the specifications table.

$$I_{O(PRECHG)} = \frac{K_{(SET)} \times V_{(PRECHG)}}{R_{SET}} \quad (1)$$

The bq24080 activates a safety timer, $t_{(PRECHG)}$, during the conditioning phase. If the $V_{(LOWV)}$ threshold is not reached within the timer period, the bq24080 turns off the charger and enunciates FAULT on the STATx pins. See the *Timer Fault Recovery* section for additional details.

Battery Fast Charge Constant Current

The bq24080 offers on-chip current regulation with programmable set point. The resistor connected between the ISET and V_{SS}, R_{SET} determines the charge rate. The $V_{(SET)}$ and $K_{(SET)}$ parameters are specified in the specifications table.

$$I_{O(OUT)} = \frac{K_{(SET)} \times V_{(SET)}}{R_{SET}} \quad (2)$$

Battery Fast Charge Voltage Regulation

The voltage regulation feedback is through the OUT pin. This input is tied directly to the positive side of the battery pack. The bq24080 monitors the battery-pack voltage between the OUT and VSS pins. When the battery voltage rises to $V_{O(REG)}$ threshold, the voltage regulation phase begins and the charging current begins to taper down.

As a safety backup, the bq24080 also monitors the charge time in the charge mode. If charge is not terminated within this time period, $t_{(CHG)}$, the charger is turned off and FAULT is set on the STATx pins. See the *Timer Fault Recovery* section for additional details.

Charge Termination Detection and Rescue

The bq24080 monitors the charging current during the voltage regulation phase. Once the termination threshold, $I_{(TERM)}$, is detected, charge is terminated. The $V_{(TERM)}$ and $K_{(SET)}$ parameters are specified in the specifications table.

$$I_{O(TERM)} = \frac{K_{(SET)} \times V_{(TERM)}}{R_{SET}} \quad (3)$$

After charge termination, the bq24080 restarts the charge once the voltage on the OUT pin falls below the $V_{(RCH)}$ threshold. This feature keeps the battery at full capacity at all times.

The bq24080 monitors the charging current during the voltage regulation phase. Once the termination threshold, $I_{(TERM)}$, is detected, the charge is terminated immediately.

The resistor connected between the ISET and V_{SS}, R_{SET} determines the current level at the termination threshold.

FUNCTIONAL DESCRIPTION (continued)

Sleep Mode

The bq24080 enters the low-power sleep mode if the input power (IN) is removed from the circuit. This feature prevents draining the battery during the absence of input supply.

Change Status Outputs

The open-drain STAT1 and STAT2 outputs indicate various charger operations as shown in the following table. These status pins can be used to drive LEDs or communicate to the host processor. Note that *OFF* indicates the open-drain transistor is turned off.

Table 1. Status Pin Summary

CHANGE STATE	STAT1	STAT2
Precharge in progress	ON	ON
Fast charge in progress	ON	OFF
Charge done	OFF	ON
Charge suspend (temperature)	OFF	OFF
Timer fault		
Sleep mode		

$\overline{PG}$ Output

The open-drain $\overline{PG}$ (Power Good) output pulls low when a valid input voltage is present. This output is turned off, (high impedance) sleep mode. The $\overline{PG}$ pin can be used to drive an LED or communicate to the host processor.

$\overline{CE}$ Input (Charge Enabled)

The $\overline{CE}$ digital input is used to disable or enable the charge process. A low-level signal on this pin enables the charge and a high-level signal disables the charge and places the device in a low-power mode. A high-to-low transition on this pin also resets all timers and timer fault conditions.

Timer Fault Recovery

As shown in Figure 3, bq24080 provides a recovery method to deal with timer fault conditions. The following summarizes this method:

Condition Number 1

OUT pin voltage is above the recharge threshold ($V_{(RCH)}$), and a timeout fault occurs.

Recovery method: bq24080 waits for the OUT pin voltage to fall below the recharge threshold. This could happen as a result of a load on the battery, self-discharge, or battery removal. Once the OUT pin voltage falls below the recharge threshold, the bq24080 clears the fault and starts a new charge cycle. A POR or $\overline{CE}$ toggle also clears the fault.

Condition number 2

OUT pin voltage is below the recharge threshold ($V_{(RCH)}$), and a timeout fault occurs

Recovery method: Under this scenario, the bq24080 applies the $I_{(FAULT)}$ current. This small current is used to detect a battery removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the OUT pin voltage goes above the recharge threshold, then the bq24080 disables the $I_{(FAULT)}$ current and executes the recovery method described for condition number 1. Once the OUT pin voltage falls below the recharge threshold, the bq24080 clears the fault and starts a new charge cycle. A POR or $\overline{CE}$ toggle also clears the fault.

Selecting Input and Output Capacitors

In most applications, all that is needed is a high-frequency decoupling capacitor on the input power pin. A 0.1-µF ceramic capacitor, placed in close proximity to the IN pin and GND pad works well. In some applications, it may be necessary to protect against a hot plug input voltage overshoot. This is done in three ways:

1. The best way is to add an input zener, 6.2 V, between the IN pin and VSS.
2. A low power zener is adequate for the single event transient. Increasing the input capacitance lowers the characteristic impedance which makes the input resistance move effective at damping the overshoot, but risks damaging the input contacts by the high inrush current.
3. Placing a resistor in series with the input dampens the overshoot, but causes excess power dissipation.

The bq24080 only requires a small capacitor for loop stability. A 0.1-µF ceramic capacitor placed between the OUT and GND pad is typically sufficient.




Figure 4. Typical Application Circuit

APPLICATION INFORMATION

Thermal Considerations

The bq24080 is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed-circuit board (PCB). Full PCB design guidelines for this package are provided in the application note entitled, *QFN/SON PCB Attachment* (TI Literature Number SLUA271).

The most common measure of package thermal performance is thermal impedance (θ_{JA}) measured (or modeled) from the device junction to the air surrounding the package surface (ambient). The mathematical expression for θ_{JA} is:

$$_{JA} = \frac{T_J - T_A}{P} \quad (4)$$

Where:

- T_J = device junction temperature
- T_A = ambient temperature
- P = device power dissipation

Factors that can greatly influence the measurement and calculation of θ_{JA} include:

- Orientation of the device (horizontal or vertical)
- Volume of the ambient air surrounding the device under test and airflow
- Whether other surfaces are in close proximity to the device being tested
- Use multiple 10 - 13 mil vias in the PowerPAD™ to copper ground plane.
- Avoid cutting the ground plane with a signal trace near the power IC.
- The PCB must be sized to have adequate surface area for heat dissipation.
- FR4 (figerglass) thickness should be minimized.

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal Power FET. It can be calculated from the following equation:

$$P = (V_{(IN)} - V_{(OUT)}) \times I_{O(OUT)} \quad (5)$$


Due to the charge profile of Li-xx batteries, the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. See Figure 2.

PCB Layout Considerations

It is important to pay special attention to the PCB layout. The following provides some guidelines:

- To obtain optimal performance, the decoupling capacitor from V_{CC} to $V_{(IN)}$ and the output filter capacitors from OUT to VSS should be placed as close as possible to the bq24080, with short trace runs to both signal and VSS pins. The VSS pin should have short trace runs to the GND pin.
- All low-current V_{SS} connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small-signal ground path and the power ground path.
- The high-current charge paths into IN and from the OUT pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.
- The bq24080 is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application note entitled, *QFN/SON PCB Attachment* (TI Literature Number SLUA271).

DRC (S–PDSO–N10) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. Small Outline No–Lead (SON) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
E. Metalized features are supplier options and may not be on the package.

THERMAL PAD MECHANICAL DATA


DRC (S–PDSO–N10)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No–Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No–Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DRC (S–PDSO–N10)



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat–Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http: //www.ti.com>.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		**Applications**	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated