

## SMPS MOSFET

TO-220AB

### Applications

- Switch Mode Power Supply ( SMPS )
- Uninterruptable Power Supply
- High speed power switching



### Benefits

- Low Gate Charge Qg results in Simple Drive Requirement
- Improved Gate, Avalanche and dynamic dv/dt Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Effective Coss Specified (See AN1001)

V <sub>DSS</sub>	R <sub>d(on)</sub> max	I <sub>D</sub>
500V	0.85Ω	8.0A

### Absolute Maximum Ratings

	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	8.0	A
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	5.1	
I <sub>DM</sub>	Pulsed Drain Current ①	32	
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation	125	W
	Linear Derating Factor	1.0	W/C
V <sub>GS</sub>	Gate-to-Source Voltage	± 30	V
dv/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns
T <sub>J</sub>	Operating Junction and	-55 to + 150	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	
	Mounting torque, 6-32 or M3 screw	10 lbf·in (1.1 N·m)	

### Typical SMPS Topologies:

- Two Transistor Forward
- Half Bridge
- Full Bridge



# IRF840A

## Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	500	—	—	V	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.58	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.85	$\Omega$	$V_{GS} = 10\text{V}, I_D = 4.8\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	25	$\mu\text{A}$	$V_{DS} = 500\text{V}, V_{GS} = 0\text{V}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{DS} = 400\text{V}, V_{GS} = 0\text{V}, T_J = 125^\circ\text{C}$
	Gate-to-Source Reverse Leakage	—	—	-100	nA	$V_{GS} = 30\text{V}$
		—	—	—		$V_{GS} = -30\text{V}$

## Dynamic @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$g_{fs}$	Forward Transconductance	3.7	—	—	S	$V_{DS} = 50\text{V}, I_D = 4.8\text{A}$
$Q_g$	Total Gate Charge	—	—	38	nC	$I_D = 8.0\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	—	9.0		$V_{DS} = 400\text{V}$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	—	18		$V_{GS} = 10\text{V}, \text{See Fig. 6 and 13}$ ④
$t_{d(on)}$	Turn-On Delay Time	—	11	—		$V_{DD} = 250\text{V}$
$t_r$	Rise Time	—	23	—	ns	$I_D = 8.0\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	26	—		$R_G = 9.1\Omega$
$t_f$	Fall Time	—	19	—		$R_D = 31\Omega, \text{See Fig. 10}$ ④
$C_{iss}$	Input Capacitance	—	1018	—		$V_{GS} = 0\text{V}$
$C_{oss}$	Output Capacitance	—	155	—	pF	$V_{DS} = 25\text{V}$
$C_{rss}$	Reverse Transfer Capacitance	—	8.0	—		$f = 1.0\text{MHz}, \text{See Fig. 5}$
$C_{oss}$	Output Capacitance	—	1490	—		$V_{GS} = 0\text{V}, V_{DS} = 1.0\text{V}, f = 1.0\text{MHz}$
$C_{oss}$	Output Capacitance	—	42	—		$V_{GS} = 0\text{V}, V_{DS} = 400\text{V}, f = 1.0\text{MHz}$
$C_{oss \text{ eff.}}$	Effective Output Capacitance	—	56	—		$V_{GS} = 0\text{V}, V_{DS} = 0\text{V to } 400\text{V}$ ⑤


## Avalanche Characteristics


	Parameter	Typ.	Max.	Units
$E_{AS}$	Single Pulse Avalanche Energy②	—	510	mJ
$I_{AR}$	Avalanche Current①	—	8.0	A
$E_{AR}$	Repetitive Avalanche Energy①	—	13	mJ

## Thermal Resistance


	Parameter	Typ.	Max.	Units
$R_{\theta\text{JC}}$	Junction-to-Case	—	1.0	°C/W
$R_{\theta\text{CS}}$	Case-to-Sink, Flat, Greased Surface	0.50	—	
$R_{\theta\text{JA}}$	Junction-to-Ambient	—	62	

## Diode Characteristics


	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	8.0	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ①	—	—	32		
$V_{SD}$	Diode Forward Voltage	—	—	2.0	V	$T_J = 25^\circ\text{C}, I_S = 8.0\text{A}, V_{GS} = 0\text{V}$ ④
$t_{rr}$	Reverse Recovery Time	—	422	633	ns	$T_J = 25^\circ\text{C}, I_F = 8.0\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	2.0	3.0	$\mu\text{C}$	$dI/dt = 100\text{A}/\mu\text{s}$ ④
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$ )				




**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature









**Fig 10a.** Switching Time Test Circuit





**Fig 10b.** Switching Time Waveforms



**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case



### Peak Diode Recovery dv/dt Test Circuit



\*  $V_{GS} = 5V$  for Logic Level Devices

**Fig 14.** For N-Channel HEXFETS




# IRF840A

## Package Outline

### TO-220AB Outline

Dimensions are shown in millimeters (inches)



NOTES:

1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.

2 CONTROLLING DIMENSION : INCH


3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.

4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

## Part Marking Information

### TO-220AB

EXAMPLE : THIS IS AN IRF1010  
WITH ASSEMBLY  
LOT CODE 9B1M



**Notes:**

- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 16 \text{ mH}$   
 $R_G = 25\Omega$ ,  $I_{AS} = 8.0\text{A}$ . (See Figure 12)
- ③  $I_{SD} \leq 8.0\text{A}$ ,  $\text{di}/\text{dt} \leq 100\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})DSS}$ ,  $T_J \leq 150^\circ\text{C}$
- ④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ⑤  $C_{oss\ eff}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$