

Features

- ESD Protect for 2 Lines with Unidirectional
- ESD Protect for 1 Line with Bidirectional
- Provide ESD protection for a line to IEC 61000-4-2 (ESD) ±30kV (air), ±25kV (contact) IEC 61000-4-4 (EFT) 80A (5/50ns) IEC 61000-4-5 (Lightning) 6A (8/20µs)
- Suitable for, **7V and below,** operating voltage applications
- Fast turn-on and Low clamping voltage
- Array of surge rated equivalent TVS diodes
- Small package saves board space
- Solid-state silicon-avalanche and active circuit triggering technology
- Green part

Applications

- Cellular Handsets and Accessories
- Small Panel Modules
- PDA's
- Portable Devices
- Digital Cameras
- Touch Panels
- Notebooks and Handhelds
- MP3 Players
- Peripherals


Description

AZ4007-02S is a design which includes surge rated clamping cell arrays to protect the power lines or control lines in an electronic systems. The AZ4007-02S has specifically designed to protect been sensitive components which are connected to power and control lines from over-voltage caused by Electrostatic Discharging (ESD), Electrical Fast Transients (EFT), and Lightning.

AZ4007-02S is a unique design which includes proprietary clamping cells in a single package. During transient conditions, the proprietary clamping cells prevent over-voltage on the power lines or control lines, protecting any downstream components.

AZ4007-02S may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 (\pm 15kV air, \pm 8kV contact discharge).

Circuit Diagram / Pin Configuration



1




SPECIFICATIONS


ABSOLUTE MAXIMUM RATINGS				
PARAMETER	PARAMETER	RATING	UNITS	
Peak Pulse Current (tp =8/20us)	I _{PP}	6	А	
Operating Supply Voltage (pin-1, -2 to pin-3)	V _{DC}	8	V	
pin-1, -2 to pin-3 ESD per IEC 61000-4-2 (Air)	V _{ESD-1}	±30	kV	
pin-1, -2 to pin-3 ESD per IEC 61000-4-2 (Contact)	V_{ESD-2}	±25	kV	
Lead Soldering Temperature	T _{SOL}	260 (10 sec.)	°C	
Operating Temperature	T _{OP}	-55 to +125	°C	
Storage Temperature	T _{STO}	-55 to +150	°C	


ELECTRICAL CHARACTERISTICS						
PARAMETER	SYMBOL	CONDITIONS	MINI	TYP	MAX	UNITS
Reverse Stand-Off Voltage	V _{RWM}	pin-1-to-pin-3, or pin-2-to-pin-3, T=25 °C.			7	V
Reverse Leakage Current	I _{Leak}	V _{RWM} = 7V, T=25 °C, pin-1-to-pin-3, or pin-2-to-pin-3.			0.1	μA
Reverse Breakdown Voltage	V _{BV}	$I_{BV} = 1mA$, T=25 °C, pin-1-to-pin-3, or pin-2-to-pin-3.	8.5		10.5	V
Forward Voltage	V _F	$I_F = 15$ mA, T=25 °C, pin-3 to pin-1 or pin-3 to pin-2.	0.6	0.8	1	V
Surge Clamping Voltage 1	V _{CL-surge-1}	I _{PP} =5A, tp=8/20us, T=25 °C, pin-1-to-pin-3, or pin-2-to-pin-3.		11.5	13	V
Surge Clamping		=5A, tp=8/20us, T=25 °C,		13	15	V
Voltage 2	V _{CL-surge-2}	between pin-1 and pin-2, while pin-3 is floated.	-15	-13		
ESD Clamping Voltage-1	V _{clamp-1}	IEC 61000-4-2 0~+6kV, T=25 °C, Contact mode, pin-1,-2, to pin-3.		12.5		V
ESD Clamping Voltage-2	V _{clamp-2}	IEC 61000-4-2 0~+6kV, T=25 °C, Contact mode, pin-1-to-pin-2, while pin-3 is floated.		16		V
ESD Dynamic Turn-on Resistance-1	R _{dynamic-1}	IEC 61000-4-2 0~+6kV, T=25 °C, Contact mode, pin-1,-2, to pin-3.		0.18		Ω
ESD Dynamic Turn-on Resistance-2	R _{dynamic-2}	IEC 61000-4-2 0~+6kV, T=25 °C, Contact mode, pin-1-to-pin-2, while pin-3 is floated.		0.36		Ω
Channel Input Capacitance	C _{IN}	$V_R = 0V$, f = 1MHz, T=25 °C, pin-1-to-pin-3, or pin-2-to-pin-3.		60	70	pF
Channel to Channel Input Capacitance	C _{CROSS}	$V_R = 0V$, f = 1MHz, pin-3 floated, T=25 °C , between pin-1 and pin-2.		30	35	pF



Typical Characteristics









Applications Information

The AZ4007-02S is designed to protect two lines against System ESD/EFT/Lightning pulses by clamping them to an acceptable reference.

The usage of the AZ4007-02S is shown in Fig. 1. Protected lines, such as data lines, control lines, or power lines, are connected at pin 1 and 2. The pin 3 should be connected directly to a ground plane on the board. All path lengths connected to the pins of AZ4007-02S should be kept as short as possible to minimize parasitic inductance in the board traces. In order to obtain enough suppression of ESD induced transient, good circuit board is critical. Thus, the following guidelines are recommended:

- Minimize the path length between the protected lines and the AZ4007-02S.
- Place the AZ4007-02S near the input terminals or connectors to restrict transient coupling.
- The ESD current return path to ground should be kept as short as possible.
- Use ground planes whenever possible.
- NEVER route critical signals near board edges and near the lines which the ESD transient easily injects to.




Fig. 1



Fig. 2 shows another simplified example of using AZ4007-02S to protect the control lines, low speed data lines, and power lines from ESD transient stress.

Fig. 3 shows the simplified example of using AZ4007-02S to provide a bidirectional protection on a data line from ESD transient stress.






Fig. 2







Mechanical Details




PACKAGE DIMENSIONS

Sumbol	Symbol Dimensions In Millimeter			s In Inches
Symbol	Min	Max	Min	Max
A	0.900	1.150	0.035	0.045
A1	0.000	0.100	0.000	0.004
A2	0.900	1.050	0.035	0.041
b	0.300	0.500	0.012	0.020
С	0.080	0.150	0.003	0.006
D	2.800	3.000	0.110	0.118
E	1.200	1.400	0.047	0.055
E1	2.250	2.550	0.089	0.100
е	0.950) TYP	0.037	7 TYP
e1	1.800	2.000	0.071	0.079
L	0.550 REF		0.022 REF	
L1	0.300	0.500	0.012	0.020
θ	0°	8°	0°	6°




LAND LAYOUT



Notes:

This LAND LAYOUT is for reference purposes only. Please consult your manufacturing partners to ensure your company's PCB design guidelines are met.

MARKING CODE



401 = Device Code X = Date Code Y = Control Code

Part Number	Marking Code
AZ4007-02S (Green part)	401XY

Ordering Information

1						
	PN#	Material	Туре	Reel size	MOQ/internal box	MOQ/carton
	AZ4007-02S.R7G	Green	T/R	7 inch	4 reel=12,000/box	6 box=72,000/carton



Revision History

Revision	Modification Description		
Revision 2009/09/17	Formal Release.		
Devision 0044/07/00	1. Update the Company Logo.		
Revision 2011/07/28	2. Add the Ordering Information.		