

# Dual Differential 16-Bit, 1 MSPS PulSAR ADC 12.0 mW in QSOP

# Data Sheet **[AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf)**

## <span id="page-0-0"></span>**FEATURES**

**16-bit resolution with no missing codes Throughput: 1 MSPS Low power dissipation 7.0 mW at 1 MSPS (V<sub>DD1</sub> and V<sub>DD2</sub> only) 12.0 mW at 1 MSPS (total) 140 µW at 10 kSPS INL: ±0.5 LSB typical, ±2.0 LSB maximum SINAD: 93.5 dB at 1 kHz THD: −112 dB at 1 kHz**  True differential analog input range:  $\pm V_{REF}$ **0 V to VREF with VREF between 2.4 V to 5.1 V Allows use of any input range Easy to drive with th[e ADA4941-1](http://www.analog.com/ADA4941?doc=AD7903.pdf) No pipeline delay Single-supply 2.5 V operation with 1.8 V/2.5 V/3 V/5 V logic interface Serial port interface (SPI)/QSPI/MICROWIRE/DSP compatible 20-lead QSOP package Wide operating temperature range: −40°C to +125°C APPLICATIONS**

<span id="page-0-3"></span><span id="page-0-1"></span>**Battery-powered equipment Communications Automated test equipment (ATE) Data acquisition Medical instrumentation Redundant measurement Simultaneous sampling**

## <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) is a dual 16-bit, successive approximation, analogto-digital converter (ADC) that operates from a single power supply, VDDx, per ADC. It contains two low power, high speed, 16-bit sampling ADCs and a versatile serial port interface (SPI). On the CNVx rising edge, th[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) samples the voltage difference between the INx+ and INx− pins. The voltages on these pins usually swing in opposite phases between 0 V and VREF. The externally applied reference voltage of the REFx pins  $(V<sub>REF</sub>)$  can be set independently from the supply voltage pins, VDDx. The power of the device scales linearly with throughput.

Using the SDIx inputs, the SPI-compatible serial interface can also daisy-chain multiple ADCs on a single 3-wire bus and provide an optional busy indicator. It is compatible with 1.8 V, 2.5 V, 3 V, or 5 V logic, using the separate VIOx supplies.

Th[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) is available in a 20-lead QSOP package with operation specified from −40°C to +125°C.



## **Table 1. MSOP 14-/16-/18-Bit PulSAR® ADCs**

<sup>1</sup> Pin-for-pin compatible.

### **FUNCTIONAL BLOCK DIAGRAM**



#### **Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD7903.pdf&product=AD7903&rev=A)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2013–2014 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)**

# **IMPORTANT LINKS for the** [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf&p0=)**\***

Last content update 01/22/2014 02:26 pm



**EXAMALOG** 

\* This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet.<br>Note: Dynamic changes to the content on this page (labeled 'Important Links') does not<br>constitute a change to the revision nu

# **TABLE OF CONTENTS**



# <span id="page-2-0"></span>**REVISION HISTORY**

## $1/14$ —Rev. 0 to Rev. A



12/13-Revision 0: Initial Version



# <span id="page-3-0"></span>SPECIFICATIONS

 $V_{DD} = 2.5$  V,  $V_{IO} = 2.3$  V to 5.5 V,  $V_{REF} = 5$  V,  $T_A = -40^{\circ}\text{C}$  to +125°C, unless otherwise noted.<sup>1</sup>

#### **Table 2.**



<sup>1</sup> In this data sheet, the voltages for the VDDx, VIOx, and REFx pins are indicated by V<sub>DD</sub>, V<sub>IO</sub>, and V<sub>REF</sub>, respectively.

 $^2$  With the 5 V input range, 1 LSB = 152.6 µV. With the 2.5 V input range, 1 LSB = 76.3 µV.

<sup>3</sup> See th[e Terminology](#page-13-0) section. These specifications include full temperature range variation, but they do not include the error contribution from the external reference. <sup>4</sup> All specifications in decibels (dB) are referred to a full-scale input FSR. Although these parameters are referred to full scale, they are tested with an input signal at 0.5 dB below full scale, unless otherwise specified.

 $\rm V_{\rm DD}$  = 2.5 V, V $\rm I_{\rm O}$  = 2.3 V to 5.5 V, T^A = −40°C to +125°C, unless otherwise noted. $^1$ 

#### **Table 3.**



 $^1$  In this data sheet, the voltages for the VDDx, VIOx, and REFx pins are indicated by V<sub>DD</sub>, V<sub>IO</sub>, and V<sub>REF</sub>, respectively.

<sup>2</sup> With all digital inputs forced to VIOx or to ground as required.

<sup>3</sup> During the acquisition phase.

<sup>4</sup> Contact Analog Devices, Inc., for the extended temperature range.

# <span id="page-5-0"></span>**TIMING SPECIFICATIONS**

−40°C to +125°C, V<sub>DD</sub> = 2.37 V to 2.63 V, V<sub>IO</sub> = 2.3 V to 5.5 V, unless otherwise stated. Se[e Figure 2](#page-5-1) an[d Figure 3](#page-5-2) for load conditions.





<span id="page-5-1"></span>*Figure 2. Load Circuit for Digital Interface Timing Figure 3. Voltage Levels for Timing*



<span id="page-5-2"></span>**1FOR VIOx ≤ 3.0V, X = 90 AND Y = 10; FOR VIOx > 3.0V, X = 70 AND Y = 30.** 1755-003 11755-003**2MINIMUM VIH AND MAXIMUM VIL USED. SEE SPECIFICATIONS FOR DIGITAL INPUTS PARAMETER IN TABLE 3.**

# <span id="page-6-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 5.**



<sup>1</sup> See th[e Analog Inputs](#page-15-1) section for an explanation of INx+ and INx−.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## <span id="page-6-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# <span id="page-7-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



#### *Figure 4. Pin Configuration*

#### **Table 6. Pin Function Descriptions**



 $1$  AI = analog input, DI = digital input, DO = digital output, and P = power.

# <span id="page-8-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{DD} = 2.5$  V,  $V_{REF} = 5.0$  V,  $V_{IO} = 3.3$  V,  $T_A = 25^{\circ}C$ ,  $f_{SAMPLE} = 1$  MSPS, unless otherwise noted.



# Data Sheet **AD7903**

11755-416

11755-416





Figure 19. Operating Currents of Each ADC vs. VDD Supply Voltage



# Data Sheet **AD7903**





Rev. A | Page 11 of 28





# <span id="page-13-0"></span>**TERMINOLOGY**

### **Integral Nonlinearity Error (INL)**

INL refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight.

#### **Differential Nonlinearity Error (DNL)**

In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

### **Offset Error**

Offset error is the difference between the ideal midscale voltage (that is, 0 V) and the actual voltage producing the midscale output code (that is, 0 LSB).

### **Offset Error Match**

It is the difference in offsets, expressed in millivolts between the channels of a multichannel converter. It is computed with the following equation:

*Offset Matching* = VOFFSET<sub>MAX</sub> – VOFFSET<sub>MIN</sub>

where:

*VOFFSET<sub>MAX</sub>* is the most positive offset error. *VOFFSETMIN* is the most negative offset error.

Offset matching is usually expressed in millivolts with the fullscale input range stated in the product data sheet.

## **Gain Error**

The first transition (from 100 … 00 to 100 … 01) should occur at a level ½ LSB above nominal negative full scale (−4.999981 V for the ±5 V range). The last transition (from 011 … 10 to 011 … 11) occurs for an analog voltage that is 1½ LSB below the nominal full scale (4.999943 V for the ±5 V range). The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition from the difference between the ideal levels.

## **Gain Error Match**

It is the ratio of the maximum full scale to the minimum full scale of a multichannel ADC. It is expressed as a percentage of full scale using the following equation:

Gain Matching = 
$$
\left(\frac{FSR_{MAX} - FSR_{MIN}}{\frac{FSR_{MAX} + FSR_{MIN}}{2}}\right) \times 100\%
$$

#### where:

*FSRMAX* is the most positive gain error of the ADC. *FSRMIN* is the most negative gain error.

### **Spurious-Free Dynamic Range (SFDR)**

SFDR is the difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

### **Effective Number of Bits (ENOB)**

ENOB is a measurement of the resolution with a sine wave input. It is related to SINAD by the following formula:

 $ENOB = (SIMAD<sub>dB</sub> - 1.76)/6.02$ 

ENOB is expressed in bits.

#### **Noise Free Code Resolution**

Noise free code resolution is the number of bits beyond which it is impossible to distinctly resolve individual codes. It is calculated as follows:

*Noise Free Code Resolution* =  $log_2(2^N/Peak-to-Peak Noise)$ 

Noise free code resolution is expressed in bits.

### **Effective Resolution**

Effective resolution is calculated as follows:

*Effective Resolution* =  $log_2(2^N/RMS \text{ Input Noise})$ 

Effective resolution is expressed in bits.

### **Total Harmonic Distortion (THD)**

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels (dB).

#### **Dynamic Range**

Dynamic range is the ratio of the rms value of the full scale to the total rms noise measured with the inputs shorted together. The value for dynamic range is expressed in decibels (dB). It is measured with a signal at −60 dBFS to include all noise sources and DNL artifacts.

#### **Signal-to-Noise Ratio (SNR)**

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels (dB).

#### **Signal-to-(Noise + Distortion) (SINAD) Ratio**

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels (dB).

#### **Aperture Delay**

Aperture delay is the measure of the acquisition performance. It is the time between the rising edge of the CNVx input and when the input signal is held for a conversion.

#### **Transient Response**

Transient response is the time required for the ADC to accurately acquire its input after a full-scale step function is applied.

# <span id="page-14-0"></span>THEORY OF OPERATION



*Figure 31. ADC Simplified Schematic*

## <span id="page-14-3"></span><span id="page-14-1"></span>**CIRCUIT INFORMATION**

The [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) is a fast, low power, precise, dual 16-bit ADC using a successive approximation architecture.

The [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) is capable of simultaneously converting 1,000,000 samples per second (1 MSPS) and powers down between conversions. When operating at 10 kSPS, for example, it typically consumes 70 µW per ADC, making it ideal for battery-powered applications.

The [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) provides the user with an on-chip track-and-hold and does not exhibit any pipeline delay or latency, making it ideal for multichannel multiplexed applications.

The [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) can be interfaced to any 1.8 V to 5 V digital logic family. It is available in a 20-lead QSOP that allows flexible configurations.

The device is pin-for-pin compatible with the pseudo differential, 16-bi[t AD7902.](http://www.analog.com/AD7902?doc=AD7903.pdf)

# <span id="page-14-2"></span>**CONVERTER OPERATION**

The [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) is a dual successive approximation ADC based on a charge redistribution DAC[. Figure 31](#page-14-3) shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 16 binary-weighted capacitors, which are connected to the two comparator inputs.

During the acquisition phase of each ADC, terminals of the array tied to the input of the comparator are connected to GND via SWx+ and SWx−. All independent switches are connected to the analog inputs. Therefore, the capacitor arrays are used as sampling capacitors and acquire the analog signal on the INx+ and INx− inputs. When the acquisition phase is complete and the CNVx input goes high, a conversion phase is initiated. When the conversion phase begins, SWx+ and SWx− are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the GND input. Therefore, the differential voltage between the INx+ and INx− inputs, captured at the end of the acquisition phase, is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between GND and REFx,

the comparator input varies by binary-weighted voltage steps ( $V_{REF}/2$ ,  $V_{REF}/4$  ...  $V_{REF}/65,536$ ). The control logic toggles these switches, starting with the MSB, to bring the comparator back into a balanced condition. After the completion of this process, the part returns to the acquisition phase, and the control logic generates the ADC output code and a busy signal indicator.

Because the [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) has an on-board conversion clock, the serial clock, SCKx, is not required for the conversion process.

### *Transfer Functions*

The ideal transfer characteristic for th[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) is shown in [Figure 32](#page-14-4) an[d Table 7.](#page-14-5) 



*Figure 32. ADC Ideal Transfer Function*

<span id="page-14-5"></span><span id="page-14-4"></span>



<sup>1</sup> This is also the code for an overranged analog input (V<sub>IN+</sub> − V<sub>IN−</sub> above V<sub>REF</sub> − V<sub>GND</sub>). <sup>2</sup> This is also the code for an underranged analog input (V<sub>IN+</sub> − V<sub>IN</sub>− below V<sub>GND</sub>).

# <span id="page-15-0"></span>**TYPICAL CONNECTION DIAGRAM**

[Figure 35](#page-15-2) shows an example of the recommended connection diagram for the [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) when multiple supplies are available.

#### <span id="page-15-1"></span>**ANALOG INPUTS**

[Figure 33](#page-15-3) shows an equivalent circuit of the input structure of the [AD7903.](http://www.analog.com/AD7903?doc=AD7903.pdf)

The two diodes, D1 and D2, provide ESD protection for the analog inputs, INx+ and INx−. The analog input signal must never exceed the reference input voltage ( $V_{REF}$ ) by more than 0.3 V. If the analog input signal exceeds this level, the diodes become forward biased and start conducting current. These diodes can handle a forward-biased current of 130 mA maximum. However, if the supplies of the input buffer (for example, the supplies of th[e ADA4841-1](http://www.analog.com/ADA4841?doc=AD7903.pdf) i[n Figure 35\)](#page-15-2) are different from those of the  $V_{REF}$ , the analog input signal may eventually exceed the supply rails by more than 0.3 V. In such a case (for example, an input buffer with a short circuit), the current limitation can be used to protect the device.



*Figure 33. Equivalent Analog Input Circuit* 

<span id="page-15-3"></span>The analog input structure allows for the sampling of the differential signal between INx+ and INx−. By using these differential inputs, signals common to both inputs, and within the allowable common-mode input range, are rejected.



During the acquisition phase, the impedance of the analog inputs (INx+ or INx−) can be modeled as a parallel combination of the C<sub>PIN</sub> capacitor and the network formed by the series connection of  $R_{\text{IN}}$  and  $C_{\text{IN}}$ . C<sub>PIN</sub> is primarily the pin capacitance.  $R_{\text{IN}}$  is typically 400  $Ω$  and is a lumped component composed of serial resistors and the on resistance of the switches.  $C_{\text{IN}}$  is typically 30 pF and is mainly the ADC sampling capacitor.

During the sampling phase, where the switches are closed, the input impedance is limited to  $C_{PN}$ . R<sub>IN</sub> and  $C_{IN}$  make a one-pole, low-pass filter that reduces undesirable aliasing effects and limits noise.

When the source impedance of the driving circuit is low, the [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) can be driven directly. Large source impedances significantly affect the ac performance, especially THD. The dc performances are less sensitive to the input impedance. The maximum source impedance depends on the amount of THD that can be tolerated. The THD degrades as a function of the source impedance and the maximum input frequency.



<span id="page-15-2"></span>*Figure 35. Typical Application Diagram with Multiple Supplies*

#### Rev. A | Page 15 of 28

### <span id="page-16-0"></span>**DRIVER AMPLIFIER CHOICE**

Although th[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) is easy to drive, the driver amplifier must meet the following requirements:

The noise generated by the driver amplifier must be kept as low as possible to preserve the SNR and transition noise performance of the [AD7903.](http://www.analog.com/AD7903?doc=AD7903.pdf) The noise from the driver is filtered by the one-pole, low-pass filter of the [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) analog input circuit, made by  $R_{IN}$  and  $C_{IN}$  or by the external filter, if one is used. Because the typical noise of the  $AD7903$  is 40  $\mu$ V rms, the SNR degradation due to the amplifier is

$$
SNR_{Loss} = 20 \log \left( \frac{40}{\sqrt{40^2 + \frac{\pi}{2} f_{-3dB} (Ne_N)^2}} \right)
$$

where:

*f−3dB* is the input bandwidth, in megahertz, of the [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) (10 MHz) or the cutoff frequency of the input filter, if one is used.

*N* is the noise gain of the amplifier (for example, gain  $= 1$ ) in buffer configuration; see [Figure 35\)](#page-15-2).

*eN* is the equivalent input noise voltage of the op amp, in nV/√Hz.

- For ac applications, the driver must have a THD performance that is commensurate with the [AD7903.](http://www.analog.com/AD7903?doc=AD7903.pdf)
- For multichannel, multiplexed applications, the driver amplifier and th[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) analog input circuit must settle for a full-scale step onto the capacitor array at a 16-bit level (0.0015%, 15 ppm). In the amplifier data sheet, settling at 0.1% to 0.01% is more commonly specified. This may differ significantly from the settling time at a 16-bit level. Be sure to verify the settling time prior to driver selection.



#### **Table 8. Recommended Driver Amplifiers**

#### <span id="page-16-1"></span>**SINGLE-TO-DIFFERENTIAL DRIVER**

For applications using a single-ended analog signal, either bipolar or unipolar, the [ADA4941-1](http://www.analog.com/ADA4941?doc=AD7903.pdf) single-ended-to-differential driver allows a differential input to the device. The schematic is shown in [Figure 36.](#page-16-2)

R1 and R2 set the attenuation ratio between the input range and the ADC range ( $V_{REF}$ ). R1, R2, and  $C_F$  are chosen depending on the desired input resistance, signal bandwidth, antialiasing, and noise contribution. For example, for the ±10 V range with a 4 kΩ impedance,  $R1 = 4 kΩ$  and  $R2 = 1 kΩ$ .

R3 and R4 set the common mode on the INx− input, and R5 and R6 set the common mode on the INx+ input of the ADC. The common mode must be close to VREF/2. For example, for the  $\pm 10$  V range with a single supply, R3 = 8.45 kΩ, R4 = 11.8 kΩ, R5 = 10.5 k $\Omega$ , and R6 = 9.76 k $\Omega$ .



<span id="page-16-2"></span>*Figure 36. Single-Ended-to-Differential Driver Circuit*

# <span id="page-17-0"></span>**VOLTAGE REFERENCE INPUT**

The [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) voltage reference input, REF, has a dynamic input impedance and must therefore be driven by a low impedance source with efficient decoupling between the REFx and GND pins, as explained in the [Layout](#page-26-0) section.

When REF is driven by a very low impedance source (for example, a reference buffer using the [AD8031](http://www.analog.com/AD8031?doc=AD7903.pdf) or th[e AD8605\)](http://www.analog.com/AD8605?doc=AD7903.pdf), a 10 µF (X5R, 0805 size) ceramic chip capacitor is appropriate for optimum performance.

If an unbuffered reference voltage is used, the decoupling value depends on the reference used. For instance, a 22 µF (X5R, 1206 size) ceramic chip capacitor is appropriate for optimum performance using a low temperature drif[t ADR43x](http://www.analog.com/ADR43?doc=AD7903.pdf) reference.

If desired, a reference decoupling capacitor with values as small as 2.2 µF can be used with a minimal impact on performance, especially DNL.

Regardless, there is no need for an additional lower value ceramic decoupling capacitor (for example, 100 nF) between the REFx and GND pins.

## <span id="page-17-1"></span>**POWER SUPPLY**

Th[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) uses two power supply pins per ADC: a core supply (VDDx) and a digital input/output interface supply (VIOx). VIOx allows direct interface with any logic between 1.8 V and 5.5 V. To reduce the number of supplies needed, VIOx and VDDx can be tied together. Th[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) is independent of power supply sequencing between VIOx and VDDx. Additionally, it is very insensitive to power supply variations over a wide frequency range, as shown i[n Figure 37.](#page-17-3)



*Figure 37. PSRR vs. Frequency*

<span id="page-17-3"></span>For optimum performance, ensure that VDDx is roughly half of REFx, the voltage reference input. For example, if REFx is 5.0 V, set VDDx to 2.5 V (±5%).

The [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) powers down automatically at the end of each conversion phase; therefore, the power scales linearly with the sampling rate. This makes the part ideal for low sampling rates (of even a few hertz) and low battery-powered applications.





# <span id="page-17-2"></span>**DIGITAL INTERFACE**

Although th[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) has a reduced number of pins, it offers flexibility in its serial interface modes.

When in CS mode, th[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) is compatible with SPI, QSPI, digital hosts, and DSPs. In this mode, th[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) can use either a 3-wire or 4-wire interface. A 3-wire interface using the CNVx, SCKx, and SDOx signals minimizes wiring connections useful, for instance, in isolated applications. A 4-wire interface using the SDIx, CNVx, SCKx, and SDOx signals allows CNVx, which initiates the conversions, to be independent of the readback timing (SDIx). This is useful in low jitter sampling or simultaneous sampling applications.

When in chain mode, th[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) provides a daisy-chain feature using the SDIx input for cascading multiple ADCs on a single data line similar to a shift register. With the [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) housing two ADCs in one package, chain mode can be utilized to acquire data from both ADCs while using only one set of 4-wire user interface signals.

The mode in which the device operates depends on the SDIx level when the CNVx rising edge occurs. CS mode is selected if SDIx is high, and chain mode is selected if SDIx is low. The SDIx hold time is such that when SDIx and CNVx are connected together, chain mode is always selected.

In either mode, the [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) offers the option of forcing a start bit in front of the data bits. This start bit can be used as a busy signal indicator to interrupt the digital host and trigger the data reading. Otherwise, without a busy indicator, the user must time out the maximum conversion time prior to readback.

The busy indicator feature is enabled as follows:

- In CS mode if CNVx or SDIx is low when the ADC conversion ends (se[e Figure 42](#page-19-0) and [Figure 46\)](#page-21-0).
- In chain mode if SCKx is high during the CNVx rising edge (see [Figure 50\)](#page-23-0).

# <span id="page-18-0"></span>**CS MODE**

## **CS Mode, 3-Wire Interface Without Busy Indicator**

CS mode, using a 3-wire interface without a busy indicator, is usually used when a singl[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) is connected to a SPIcompatible digital host.

The connection diagram is shown in [Figure 39,](#page-18-1) and the corresponding timing diagram is shown in [Figure 40.](#page-18-2) 

With SDIx tied to VIOx, a rising edge on CNVx initiates a conversion, selects  $\overline{CS}$  mode, and forces SDOx to high impedance. When a conversion is initiated, it continues until completion, irrespective of the state of CNVx. This can be useful, for instance, to bring CNVx low to select other SPI devices, such as analog multiplexers.

However, to avoid generation of the busy signal indicator, CNVx must be returned high before the minimum conversion time elapses and then held high for the maximum possible conversion time. When the conversion is complete, the [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) enters the acquisition phase and powers down. When CNVx goes low, the MSB is automatically output onto SDOx. The remaining data bits are clocked by subsequent SCKx falling edges. The data is valid on both SCKx edges. Although the rising edge can be used to capture the data, a digital host using the falling edge of SCKx allows a faster reading rate, provided that it has an acceptable hold time. After the 16<sup>th</sup> SCKx falling edge or when CNVx goes high (whichever occurs first), SDOx returns to high impedance.



Figure 39. CS Mode, 3-Wire Interface Without Busy Indicator Connection Diagram (SDIx High)

<span id="page-18-1"></span>

<span id="page-18-2"></span>Figure 40. CS Mode, 3-Wire Interface Without Busy Indicator Serial Interface Timing (SDI High)

# Data Sheet **AD7903**

## **CS Mode, 3-Wire Interface with Busy Indicator**

 $\overline{CS}$  mode, using a 3-wire interface with a busy indicator, is usually used when a singl[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) is connected to an SPIcompatible digital host having an interrupt input.

The connection diagram is shown in [Figure 41,](#page-19-1) and the corresponding timing is shown in [Figure 42.](#page-19-0) 

With SDIx tied to VIOx, a rising edge on CNVx initiates a conversion, selects  $\overline{\text{CS}}$  mode, and forces SDOx to high impedance. SDOx is maintained in high impedance until the completion of the conversion, irrespective of the state of CNVx. Prior to the minimum conversion time, CNVx can be used to select other SPI devices, such as analog multiplexers, but CNVx must be returned low before the minimum conversion time elapses and then held low for the maximum possible conversion time to guarantee the generation of the busy signal indicator.

When the conversion is complete, SDO goes from high impedance to low impedance. With a pull-up on the SDOx line, this transition can be used as an interrupt signal to initiate the data reading controlled by the digital host. The [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) then enters the acquisition phase and powers down. The data bits are then clocked out, MSB first, by subsequent SCKx falling edges. The data is valid on both SCKx edges. Although the rising edge can be used to capture the data, a digital host using the SCKx falling edge allows a faster reading rate, provided that it has an acceptable hold time. After the optional  $17<sup>th</sup>$  SCKx falling edge or when CNVx goes high (whichever occurs first), SDOx returns to high impedance.

If multiple ADCs are selected at the same time, the SDOx output pin handles this contention without damage or induced latch-up. Meanwhile, it is recommended that this contention be kept as short as possible to limit extra power dissipation.



Figure 41. CS Mode, 3-Wire Interface with Busy Indicator Connection Diagram (SDIx High)

<span id="page-19-1"></span>

<span id="page-19-0"></span>Figure 42. CS Mode, 3-Wire Interface with Busy Indicator Serial Interface Timing (SDIx High)

## *CS Mode, 4-Wire Interface Without Busy Indicator*

 $\overline{\text{CS}}$  mode, using a 4-wire interface without a busy indicator, is usually used when both ADCs within the [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) are connected to a SPI-compatible digital host.

See [Figure 43](#page-20-0) for an [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) connection diagram example. The corresponding timing diagram is shown i[n Figure 44.](#page-20-1)

With SDIx high, a rising edge on CNVx initiates a conversion, selects  $\overline{CS}$  mode, and forces SDOx to high impedance. In this mode, CNVx must be held high during the conversion phase and the subsequent data readback. (If SDIx and CNVx are low, SDOx is driven low.) Prior to the minimum conversion time, SDIx can be used to select other SPI devices, such as analog multiplexers, but SDIx must be returned high before the

minimum conversion time elapses and then held high for the maximum possible conversion time to avoid the generation of the busy signal indicator. When the conversion is complete, the [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) enters the acquisition phase and powers down. Each ADC result can be read by bringing its respective SDIx input low, which consequently outputs the MSB onto SDOx. The remaining data bits are then clocked by subsequent SCKx falling edges. The data is valid on both SCKx edges. Although the rising edge can be used to capture the data, a digital host using the SCKx falling edge allows a faster reading rate, provided it has an acceptable hold time. After the  $16<sup>th</sup>$  SCKx falling edge or when SDIx goes high (whichever occurs first), SDOx returns to high impedance, and another ADC result can be read.



*Figure 43. CS Mode, 4-Wire Interface Without Busy Indicator Connection Diagram*

<span id="page-20-0"></span>

<span id="page-20-1"></span>*Figure 44. CS Mode, 4-Wire Interface Without Busy Indicator Serial Interface Timing*

## *CS Mode, 4-Wire Interface with Busy Indicator*

 $\overline{\text{CS}}$  mode, using a 4-wire interface with a busy indicator, is usually used when an [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) is connected to a SPI-compatible digital host with an interrupt input. This  $\overline{CS}$  mode is also used when it is desirable to keep CNVx, which is used to sample the analog input, independent of the signal that is used to select the data reading. This independence is particularly important in applications where low jitter on CNVx is desired.

The connection diagram is shown in [Figure 45,](#page-21-1) and the corresponding timing is given i[n Figure 46.](#page-21-0)

With SDIx high, a rising edge on CNVx initiates a conversion, selects CS mode, and forces SDOx to high impedance. In this mode, CNVx must be held high during the conversion phase and the subsequent data readback. (If SDIx and CNVx are low, SDOx is driven low.) Prior to the minimum conversion time,

SDIx can be used to select other SPI devices, such as analog multiplexers, but SDIx must be returned low before the minimum conversion time elapses and then held low for the maximum possible conversion time to guarantee the generation of the busy signal indicator. When the conversion is complete, SDOx goes from high impedance to low impedance. With a pull-up on the SDOx line, this transition can be used as an interrupt signal to initiate the data readback controlled by the digital host. The [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) then enters the acquisition phase and powers down. The data bits are then clocked out, MSB first, by subsequent SCKx falling edges. The data is valid on both SCKx edges. Although the rising edge can be used to capture the data, a digital host using the SCKx falling edge allows a faster reading rate, provided that it has an acceptable hold time. After the optional 17th SCKx falling edge or SDIx going high (whichever occurs first), SDOx returns to high impedance.



*Figure 45. CS Mode, 4-Wire Interface with Busy Indicator Connection Diagram*

<span id="page-21-1"></span>

<span id="page-21-0"></span>*Figure 46. CS Mode, 4-Wire Interface with Busy Indicator Serial Interface Timing*

## <span id="page-22-0"></span>**CHAIN MODE**

### **Chain Mode Without Busy Indicator**

Chain mode without a busy indicator can be used to daisychain both ADCs within a[n AD7903 o](http://www.analog.com/AD7903?doc=AD7903.pdf)n a 3-wire serial interface. This feature is useful for reducing component count and wiring connections, for example, in isolated multiconverter applications or for systems with a limited interfacing capacity. Data readback is analogous to clocking a shift register.

See [Figure 47 f](#page-22-1)or a connection diagram example using both ADCs in an [AD7903.](http://www.analog.com/AD7903?doc=AD7903.pdf) The corresponding timing is shown in [Figure 48.](#page-22-2) 

When SDIx and CNVx are low, SDOx is driven low. With SCKx low, a rising edge on CNVx initiates a conversion, selects chain mode, and disables the busy indicator. In this mode, CNVx is

held high during the conversion phase and the subsequent data readback. When the conversion is complete, the MSB is output onto SDOx and th[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) enters the acquisition phase and powers down. The remaining data bits stored in the internal shift register are clocked by subsequent SCKx falling edges. For each ADC, SDIx feeds the input of the internal shift register and is clocked by the SCKx falling edge. Each ADC in the chain outputs its data MSB first, and  $16 \times N$  clocks are required to read back the N ADCs. The data is valid on both SCKx edges. Although the rising edge can be used to capture the data, a digital host using the SCKx falling edge allows a faster reading rate and, consequently, mor[e AD7903 d](http://www.analog.com/AD7903?doc=AD7903.pdf)evices in the chain, provided that the digital host has an acceptable hold time. The maximum conversion rate may be reduced due to the total readback time.



Figure 47. Chain Mode Without Busy Indicator Connection Diagram

<span id="page-22-1"></span>

<span id="page-22-2"></span>Figure 48. Chain Mode Without Busy Indicator Serial Interface Timing

### **Chain Mode with Busy Indicator**

Chain mode with a busy indicator can also be used to daisychain both ADCs within an [AD7903 o](http://www.analog.com/AD7903?doc=AD7903.pdf)n a 3-wire serial interface while providing a busy indicator. This feature is useful for reducing component count and wiring connections, for example, in isolated multiconverter applications or for systems with limited interfacing capacity. Data readback is analogous to clocking a shift register.

See [Figure 49 f](#page-23-1)or a connection diagram example using three [AD7903 A](http://www.analog.com/AD7903?doc=AD7903.pdf)DCs. The corresponding timing is shown i[n Figure 50.](#page-23-0) 

When SDIx and CNVx are low, SDOx is driven low. With SCKx high, a rising edge on CNVx initiates a conversion, selects chain mode, and enables the busy indicator feature. In this mode, CNVx is held high during the conversion phase and the subsequent data readback. When all ADCs in the chain have completed their

conversions, the SDOx pin of the ADC closest to the digital host (see the ADC labeled ADCx in the [AD7903 B](http://www.analog.com/AD7903?doc=AD7903.pdf) box i[n Figure 49\)](#page-23-1) is driven high. This transition on SDOx can be used as a busy indicator to trigger the data readback controlled by the digital host. Th[e AD7903 t](http://www.analog.com/AD7903?doc=AD7903.pdf)hen enters the acquisition phase and powers down. The data bits stored in the internal shift register are clocked out, MSB first, by subsequent SCKx falling edges. For each ADC, SDIx feeds the input of the internal shift register and is clocked by the SCKx falling edge. Each ADC in the chain outputs its data MSB first, and  $16 \times N + 1$  clocks are required to read back the N ADCs. Although the rising edge can be used to capture the data, a digital host using the SCKx falling edge allows a faster reading rate and, consequently, more ADCs in the chain, provided that the digital host has an acceptable hold time.

<span id="page-23-1"></span>

<span id="page-23-0"></span>Figure 50. Chain Mode with Busy Indicator Serial Interface Timing

# <span id="page-24-0"></span>APPLICATIONS INFORMATION

# <span id="page-24-1"></span>**SIMULTANEOUS SAMPLING**

By having two unique user interfaces, the [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) provides maximum flexibility with respect to how conversion results are accessed from the device. The [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) provides an option for the two user interfaces to share the convert start (CNVx) signal from the digital host, creating a 2-channel, simultaneous sampling device. In applications such as control applications, where latency between the sampling instant and the availability of results in the digital host is critical, it is recommended that th[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) be configured as shown i[n Figure 51.](#page-24-2) This configuration allows simultaneous data reads, in addition to simultaneous sampling. However, this configuration also requires an additional data input pin on the digital host. This scenario allows the fastest throughput because it requires only 15 or 16 SCKx falling edges (depending on the status of the busy indicator) to acquire data from the ADC.

Alternatively, for applications where simultaneous sampling is required but pins on the digital host are limited, the two user interfaces on the [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) can be connected in one of the daisychain configurations shown i[n Figure 47](#page-22-1) an[d Figure 49.](#page-23-1) This daisy chaining allows the user to implement simultaneous sampling functionality while requiring only one digital host input pin. This scenario requires 31 or 32 SCKx falling edges (depending on the status of the busy indicator) to acquire data from the ADC.

[Figure 51](#page-24-2) shows an example of a simultaneous sampling system using two data inputs for the digital host. The corresponding timing diagram i[n Figure 52](#page-24-3) shows a CS mode, 3-wire simultaneous sampling serial interface without a busy indicator. However, any of the 3-wire or 4-wire serial interface timing options can be used.



*Figure 51. Potential Simultaneous Sampling Connection Diagram*

<span id="page-24-2"></span>

<span id="page-24-3"></span>*Figure 52. Potential Simultaneous Sampling Serial Interface Timing*

# <span id="page-25-0"></span>**FUNCTIONAL SAFETY CONSIDERATIONS**

The [AD7903 c](http://www.analog.com/AD7903?doc=AD7903)ontains two physically isolated ADCs, making it ideally suited for functional safety applications. Because of this isolation, each ADC features an independent user interface, an independent reference input, an independent analog input, and independent supplies. Physical isolation renders the device suitable for taking verification/backup measurements while separating the verification ADC from the system under control.

Although th[e Simultaneous Sampling s](#page-24-1)ection describes how to operate the device in a simultaneous nature, the circuit is actually composed of two individual signal chains. This separation makes th[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) ideal for handling redundant measurement

applications. Implementing a signal chain with redundant ADC measurement can contribute to a no single error system[. Figure 53](#page-25-1)  shows a typical functional safety application circuit consisting of a redundant measurement with the employment of monitoring the inverted signal. The inversion is applied to detect common cause failures where it is expected that the circuit output moves in the same direction during a fault condition, instead of moving in the opposite direction as expected.

In addition, the QSOP package that houses the device provides access to the leads for inspection.



<span id="page-25-1"></span>Figure 53. Typical Functional Safety Block Diagram

# <span id="page-26-0"></span>LAYOUT

Design the printed circuit board (PCB) of the [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) such that the analog and digital sections are separated and confined to certain areas of the board. The pinout of th[e AD7903,](http://www.analog.com/AD7903?doc=AD7903.pdf) with its analog signals on the left side and its digital signals on the right side, eases this task.

Avoid running digital lines under the device because these couple noise onto the die unless a ground plane under th[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) is used as a shield. Do not run fast switching signals, such as CNVx or clocks, near analog signal paths. Avoid crossover of digital and analog signals. To avoid signal fidelity issues, take care to ensure monotonicity of digital edges in the PCB layout.

Use at least one ground plane. It can be shared between or split between the digital and analog sections. In the latter case, join the planes underneath the [AD7903.](http://www.analog.com/AD7903?doc=AD7903.pdf)

The [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) voltage reference inputs, REF1 and REF2, have a dynamic input impedance. Decouple these reference inputs with minimal parasitic inductances by placing the reference decoupling ceramic capacitor in close proximity to (ideally, right up against) the REFx and GND pins and then connecting them with wide, low impedance traces.

Finally, decouple the power supplies, VDDx and VIOx, with ceramic capacitors, typically 100 nF. Place them in close proximity to the [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) and connect them using short, wide traces to provide low impedance paths and to reduce the effect of glitches on the power supply lines.

See [Figure 54](#page-26-2) for an example of layout following these rules.

# <span id="page-26-1"></span>**EVALUATING PERFORMANCE OF THE [AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf)**

Other recommended layouts for th[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) are outlined in [User Guide UG-609.](http://www.analog.com/UG-609?doc=AD7903.pdf) The package for the evaluation board [\(EVAL-AD7903SDZ\)](http://www.analog.com/EVAL-AD7903?doc=AD7903.pdf) includes a fully assembled and tested evaluation board, user guide, and software for controlling the board from a PC via the [EVAL-SDP-CB1Z.](http://www.analog.com/EVAL-SDP-CB1Z?doc=AD7903.pdf)



<span id="page-26-2"></span>*Figure 54. Example Layout of th[e AD7903](http://www.analog.com/AD7903?doc=AD7903.pdf) (Top Layer)*

**08-19-2008-A**

08-19-2008-A

# <span id="page-27-0"></span>OUTLINE DIMENSIONS



**COMPLIANT TO JEDEC STANDARDS MO-137-AD CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS** (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR<br>REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

> *Figure 55. 20-Lead Shrink Small Outline Package [QSOP] (RQ-20) Dimensions shown in inches and (millimeters)*

# <span id="page-27-1"></span>**ORDERING GUIDE**



<sup>1</sup> Z = RoHS Compliant Part.

# **NOTES**



www.analog.com

**©2013–2014 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D11755-0-1/14(A)**

Rev. A | Page 28 of 28