

SANYO


No. 4948

LB1894M**3-Phase Brushless Motor Driver
for CD-ROM Spindle Motors****Overview**


The LB1894M is a 3-phase brushless motor driver for use in CD-ROM spindle motors.

Functions and Features

- 3-phase bipolar brushless motor driver
- Voltage linear drive, enabling the external capacitance to be reduced
- Thermal shutdown circuit built-in
- Overcurrent protection circuit built-in
- V-type control amplifier built-in
- 2-step switchable control gain
- Control gain switchable using op-amps

Performance Characteristics**Pd max — Ta****Package Dimensions**

unit: mm

3073A-MFP30S

Specifications

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{CC1 \text{ max}}$		20	V
	$V_{CC2 \text{ max}}$		7.0	V
Output supply voltage	$V_{OU, v, w}$		22	V
Output current	I_{OUT}		1.5	A
Allowable power dissipation	$P_d \text{ max}$		1.05	W
Operating temperature	T_{opr}		-20 to +75	$^\circ\text{C}$
Storage temperature	T_{stg}		-55 to +150	$^\circ\text{C}$

Allowable Operating Ranges at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V_{CC1}		5 to 18	V
	V_{CC2}		4.3 to 6.5	V


Electrical Characteristics at $T_a = 25^\circ\text{C}$, $V_{CC1} = 12\text{V}$, $V_{CC2} = 5\text{V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply current 1	I_{CC1}	$V_C = V_{CREF}$, $R_L = \infty$	-	17	30	mA
Supply current 2	I_{CC2}	$V_C = V_{CREF}$	-	6.5	9.5	mA
[Driver stage]						
Output saturation voltage	$V_{O(sat)1}$	$I_{OUT} = 0.5\text{A}$, sink + source	-	1.6	2.2	V
	$V_{O(sat)2}$	$I_{OUT} = 1.0\text{A}$, sink + source	-	2.0	3.0	V
Output transistor blocking voltage	$V_{O(sus)}$	$I_{OUT} = 20\text{mA}$, design value	20	-	-	V
Output rest voltage	V_{OQ}	$V_C = V_{CREF}$	5.7	6.0	6.3	V
Hall amplifier input offset voltage	$V_{H \text{ offset}}$		-5	-	+5	mV
Hall amplifier input bias current	$I_{H \text{ bias}}$		-	1	5	μA
Hall amplifier common-mode input voltage range	V_{Hch}		1.3	-	2.2	V
Hall amplifier input-output voltage gain	G_{VHO}		42	45	48	dB
[Control stage]						
Control-output drive gain	G_{VCO1}	High gain, GC = HIGH	32	35	38	dB
	G_{VCO2}	Low gain, GC = LOW	26	29	32	dB
Control-output channel difference	ΔG_{VCO}		-2	-	+2	dB
Control rising threshold voltage	V_{CTH}	$V_{CREF} = 2.5\text{V}$, $V_{OUT} = 0.1\text{Vp-p}$	2.35	-	2.65	V
Control rising threshold voltage width	ΔV_{CTH}	$V_{CREF} = 2.5\text{V}$, $V_{OUT} = 0.1\text{Vp-p}$	50	-	150	mV
Gain control switching HIGH-level voltage	V_{GCH}		4	-	5	V
Gain control switching LOW-level voltage	V_{GCL}	Inputs are LOW level when left open.	0	-	+2	V
[Op-amps]						
Op-amp input offset voltage	$V_{FG \text{ offset}}$		-8	-	+8	mV

LB1894M

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Open-loop voltage gain	G_{VFG}	$f = 1\text{kHz}$	–	60	–	dB
Source output saturation voltage	$V_{FG\text{OU}}$	$I_O = -2\text{mA}$	3.7	–	–	V
Sink output saturation voltage	$V_{FG\text{OD}}$	$I_O = 2\text{mA}$	–	–	1.3	V
Common-mode signal rejection	CHR	Design value	–	80	–	dB
Op-amp common-mode input voltage range	$V_{FG\text{CH}}$	$V_{CREF} = 1.5\text{V}$ to V_{CC2} , design value	0	–	+3.5	V
Phase margin	ϕM	Design value	–	20	–	deg
[Thermal shutdown]						
Thermal shutdown operating temperature	TSD	Design value	150	180	210	°C
TSD hysteresis	ΔTSD	Design value	–	15	–	°C

Pin Assignment




Truth Table

	Source → sink	Hall input ¹			Control VC
		U_{IN}	V_{IN}	W_{IN}	
1	W phase → V phase	HIGH	HIGH	LOW	HIGH
	V phase → W phase				LOW
2	W phase → U phase	HIGH	LOW	LOW	HIGH
	U phase → W phase				LOW
3	V phase → W phase	LOW	LOW	HIGH	HIGH
	W phase → V phase				LOW
4	U phase → V phase	LOW	HIGH	LOW	HIGH
	V phase → U phase				LOW
5	V phase → U phase	HIGH	LOW	HIGH	HIGH
	U phase → V phase				LOW
6	U phase → W phase	LOW	HIGH	HIGH	HIGH
	W phase → U phase				LOW


1. An input is considered to be HIGH when $U_{IN1} > U_{IN2}$, $V_{IN1} > V_{IN2}$, and $W_{IN1} > W_{IN2}$ by 0.2V or more, and is considered to be LOW when $U_{IN1} > U_{IN2}$, $V_{IN1} > V_{IN2}$, and $W_{IN1} > W_{IN2}$ by 0.2V or less.

Block Diagram 1






A02847

Block Diagram 2



A02848

Pin Functions

Number	Name	Pin voltage	Equivalent circuit	Function
1, 2, 14, 15, 16, 17, 29, 30	Frame GND			Ground connection for all circuits except the outputs.
3	FC		 A03013	Connect a capacitor between this pin and ground to reduce the control input-output gain frequency response and to stop the oscillator.
4	V _{CCREF}	1.5V min V _{CC2} max	 A03014	Speed control pins. Pin 4 voltage determines the control start voltage. Pin 5 voltage is used to control the output voltage (voltage control method).
5	VC	0V min V _{CC2} max		
6	V _{CC1}	5 to 18V		Output-stage supply pin.
7 8 9	U _{OUT} V _{OUT} W _{OUT}		 A03015	Output pins.
10	RF			Output transistor ground. A resistor can be connected between this pin and GND to sense the output current as a voltage drop to provide for overcurrent protection.
11	V _{CC2}	4.3 to 6.5V		Supply for all circuits except the output stage. This supply should be kept stable to prevent ripple and noise from entering this pin.

LB1894M

Number	Name	Pin voltage	Equivalent circuit	Function
12	CL	0V min V_{CC2} max		When the voltage on RF pin becomes equal to the voltage on pin 12 (CL), the current limiter operates. The pin 12 (CL) voltage is determined externally. If the current limiter is not used, it should be connected to V_{CC2} .
13	GC	0V min V_{CC2} max		Control input gain switching pin. 35dB is selected when pin 13 (GC) is HIGH (4 to 5V), and 29dB is selected when pin 13 (GC) is LOW (0 to 2V) or open for a value $V_{CC2} = 5V$.
18	R_{OUT}			A resistor connected between this pin and pin 20 (V_{CIN}) enables pin 22 switching between HIGH level and open to switch the op-amp gain.
19	V_{COUT}			Op-amp output pin. This op-amp can be used for: 1. Control gain changing, or 2. FG amplifier.
22	R_{IN}			When this pin goes HIGH, the resistor connected between pins 18 and 20 is connected in parallel with the op-amp feedback resistor to switch the gain.
20	V_{CIN}	0V min 3.5V max ($V_{CC2} = 5V$)		Op-amp inverting input pin. The op-amp non-inverting input is connected to pin 4 V_{CREP} .

LB1894M

Number	Name	Pin voltage	Equivalent circuit	Function
23 24	W_{IN2} W_{IN1}	1.3 min 2.2V max		W-phase Hall element input pins. Logic HIGH is represented by $W_{IN1} > W_{IN2}$.
25 26	V_{IN2} V_{IN1}			V-phase Hall element input pins. Logic HIGH is represented by $V_{IN1} > V_{IN2}$.
27 28	U_{IN2} U_{IN1}			U-phase Hall element input pins. Logic HIGH is represented by $U_{IN1} > U_{IN2}$.

AC3020

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees, jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of July, 1995. Specifications and information herein are subject to change without notice.