


R2020
Brief Sheet
FAST ETHERNET RISC PROCESSOR

1. Features

- I Five-stage pipeline**
- I RISC architecture**
- I Bus interface**
 - Multiplexed address and Data bus
 - Supports non-multiplexed address bus A[23:0]
 - 8-bit or 16-bit external bus dynamic access
 - 16M-byte memory address space
 - 64K-byte I/O space
 - Supports an independent data/address bus for external I/O device
- I Supports two compatible UART serial channels with 16-byte FIFO and hardware flow-control.**
- I Supports CPU ID**
- I Supports a glueless and simplified 16-bit PCMCIA bus interface**
- I Supports 32 PIO pins**
- ≠ SDRAM control Interface**
- I Three independent 16-bit timers and one independent programmable watchdog timer**
- I The Interrupt controller with six maskable external interrupts and two non-maskable external interrupt**
- I Two independent DMA channels**
- I Programmable chip-select logic for Memory or I/O bus cycle decoder**
- I Programmable wait-state generator**
- I With 8-bit or 16-bit Boot ROM bus size**
- I 2-Port Fast Ethernet MAC with MII interface**
- I Supports an 8K-byte Uniform cache**
- I With 25MHz input frequency and up to 100MHz maximum internal frequency.**
- I Compatible with 3.3V I/O and 2.5V core voltage.**
- I Package Type includes 160-pin PQFP.**

2. Block Diagram



3. Package Information

PQFP 160 pins

