

LTC4359

ABSOLUTE MAXIMUM RATINGS (Notes 1, 2)

IN, SOURCE, $\overline{\text{SHDN}}$	–40V to 100V
OUT (Note 3)	–2V to 100V
IN – OUT	–100V to 100V
IN – SOURCE	–1V to 80V
GATE – SOURCE (Note 4)	–0.3V to +10V

Operating Ambient Temperature Range	
LTC4359C	0°C to 70°C
LTC4359I	–40°C to 85°C
LTC4359H	–40°C to 125°C
Storage Temperature Range	
–65°C to 150°C	
Lead Temperature (Soldering, 10 sec)	
MS, SO Packages	300°C

PIN CONFIGURATION

TOP VIEW DCB PACKAGE 6-LEAD (2mm × 3mm) PLASTIC DFN $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} = 64^{\circ}\text{C/W}$ EXPOSED PAD (PIN 7) PCB V_{SS} CONNECTION OPTIONAL	TOP VIEW MS8 PACKAGE 8-LEAD PLASTIC MSOP $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} = 163^{\circ}\text{C/W}$	TOP VIEW S8 PACKAGE 8-LEAD PLASTIC SO $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} = 130^{\circ}\text{C/W}$
--	--	---

ORDER INFORMATION

TAPE AND REEL (MINI)	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC4359DCB#TRMPBF	LTC4359DCB#TRPBF	LKFK	6-Lead (2mm × 3mm) Plastic DFN	0°C to 70°C
LTC4359IDCB#TRMPBF	LTC4359IDCB#TRPBF	LKFK	6-Lead (2mm × 3mm) Plastic DFN	–40°C to 85°C
LTC4359HDCB#TRMPBF	LTC4359HDCB#TRPBF	LKFK	6-Lead (2mm × 3mm) Plastic DFN	–40°C to 125°C
TUBE	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC4359CMS8#PBF	LTC4359CMS8#TRPBF	LTFKD	8-Lead Plastic MSOP	0°C to 70°C
LTC4359IMS8#PBF	LTC4359IMS8#TRPBF	LTFKD	8-Lead Plastic MSOP	–40°C to 85°C
LTC4359HMS8#PBF	LTC4359HMS8#TRPBF	LTFKD	8-Lead Plastic MSOP	–40°C to 125°C
LTC4359CS8#PBF	LTC4359CS8#TRPBF	4359	8-Lead Plastic SO	0°C to 70°C
LTC4359IS8#PBF	LTC4359IS8#TRPBF	4359	8-Lead Plastic SO	–40°C to 85°C
LTC4359HS8#PBF	LTC4359HS8#TRPBF	4359	8-Lead Plastic SO	–40°C to 125°C

AUTOMOTIVE PRODUCTS**

LTC4359IMS8#WPBF	LTC4359IMS8#WTRPBF	LTFKD	8-Lead Plastic MSOP	–40°C to 85°C
LTC4359HMS8#WPBF	LTC4359HMS8#WTRPBF	LTFKD	8-Lead Plastic MSOP	–40°C to 125°C
LTC4359IDCB#WTRPBF	LTC4359IDCB#WTRPBF	LKFK	6-Lead (2mm × 3mm) Plastic DFN	–40°C to 85°C
LTC4359HDCB#WTRPBF	LTC4359HDCB#WTRPBF	LKFK	6-Lead (2mm × 3mm) Plastic DFN	–40°C to 125°C

Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

**Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a #W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

Rev. F

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$, $I_N = 12\text{V}$, $\text{SOURCE} = I_N$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{IN}	Operating Supply Range	●	4		80	V
I_{IN}	IN Current	IN = 12V ● IN = OUT = 12V, $\overline{\text{SHDN}} = 0\text{V}$ ● IN = OUT = 24V, $\overline{\text{SHDN}} = 0\text{V}$ ● IN = -40V ●	0	150 9 15 -15	200 20 30 -40	μA μA μA μA
I_{OUT}	OUT Current	IN = 12V, In Regulation ● IN = 12V, $\Delta V_{SD} = -1\text{V}$ ● IN = OUT = 12V, $\overline{\text{SHDN}} = 0\text{V}$ ● IN = OUT = 24V, $\overline{\text{SHDN}} = 0\text{V}$ ● OUT = 12V, IN = $\overline{\text{SHDN}} = 0\text{V}$ ●	3	5 120 0.8 0.8 6	7.5 220 3 3 12	μA μA μA μA μA
I_{SOURCE}	SOURCE Current	IN = 12V, $\Delta V_{SD} = -1\text{V}$ ● IN = SOURCE = 12V, $\overline{\text{SHDN}} = 0\text{V}$ ● SOURCE = -40V ●	1 -0.4	150 4 -0.8	200 15 -1.5	μA μA mA
ΔV_{GATE}	Gate Drive (GATE-SOURCE)	IN = 4V, $I_{GATE} = 0$, $-1\mu\text{A}$ ● IN = 8V to 80V; $I_{GATE} = 0$, $-1\mu\text{A}$ ●	4.5 10	5.5 12	15 15	V V
ΔV_{SD}	Source-Drain Regulation Voltage (IN -OUT)	$\Delta V_{GATE} = 2.5\text{V}$ ●	20	30	45	mV
$I_{GATE(UP)}$	Gate Pull-Up Current	GATE = IN, $\Delta V_{SD} = 0.1\text{V}$ ●	-6	-10	-14	μA
$I_{GATE(DOWN)}$	Gate Pull-Down Current	Fault Condition, $\Delta V_{GATE} = 5\text{V}$, $\Delta V_{SD} = -1\text{V}$ ● Shutdown Mode, $\Delta V_{GATE} = 5\text{V}$, $\Delta V_{SD} = 0.7\text{V}$ ●	70 0.6	130	180	mA mA
t_{OFF}	Gate Turn-Off Delay Time	$\Delta V_{SD} = 0.1\text{V}$ to -1V , $\Delta V_{GATE} < 2\text{V}$, $C_{GATE} = 0\text{pF}$ ●		0.3	0.5	μs
t_{ON}	Gate Turn-On Delay Time	IN = 12V, SOURCE = OUT = 0V, $\overline{\text{SHDN}} = 0\text{V}$ to 2V $\Delta V_{GATE} > 4.5\text{V}$, $C_{GATE} = 0\text{pF}$		200		μs
$V_{\overline{\text{SHDN}}(\text{TH})}$	$\overline{\text{SHDN}}$ Pin Input Threshold	IN = 4V to 80V ●	0.6	1.2	2	V
$V_{\overline{\text{SHDN}}(\text{FLT})}$	$\overline{\text{SHDN}}$ Pin Float Voltage	IN = 4V to 80V ●	0.6	1.75	2.5	V
$I_{\overline{\text{SHDN}}}$	$\overline{\text{SHDN}}$ Pin Current	$\overline{\text{SHDN}} = 0.5\text{V}$, LTC4359I, LTC4359C ● $\overline{\text{SHDN}} = 0.5\text{V}$, LTC4359H ● $\overline{\text{SHDN}} = -40\text{V}$ ● Maximum Allowable Leakage, $V_{IN} = 4\text{V}$	-1 -0.5 -0.4	-3 -3 -0.8	-5 -5 -1.5	μA μA mA nA
$V_{\text{SOURCE}(\text{TH})}$	Reverse SOURCE Threshold for GATE Off	GATE = 0V, $I_{GATE(DOWN)} = 1\text{mA}$ ●	-0.9	-1.8	-2.7	V

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


Note 2: All currents into pins are positive; all voltages are referenced to V_{SS} unless otherwise specified.

Note 3: An internal clamp limits the OUT pin to a minimum of 100V above V_{SS} . Driving this pin with more current than 1mA may damage the device.


Note 4: An internal clamp limits the GATE pin to a minimum of 10V above IN or 100V above V_{SS} . Driving this pin to voltages beyond the clamp may damage the device.

TYPICAL PERFORMANCE CHARACTERISTICS


IN Current in Regulation




IN Current in Shutdown




SOURCE Current in Shutdown




OUT Current vs Forward Voltage Drop




SOURCE Current vs Forward Voltage Drop




Total Negative Current vs Negative Input Voltage




Gate Current vs Forward Voltage Drop




Gate Drive vs Gate Current



Gate Turn-Off Time vs GATE Capacitance



TYPICAL PERFORMANCE CHARACTERISTICS



PIN FUNCTIONS

Exposed Pad (DCB Package Only): Exposed pad may be left open or connected to V_{SS} .

GATE: Gate Drive Output. The GATE pin pulls high, enhancing the N-channel MOSFET when the load current creates more than 30mV of voltage drop across the MOSFET. When the load current is small, the gate is actively driven to maintain 30mV across the MOSFET. If reverse current flows, a fast pull-down circuit connects the GATE to the SOURCE pin within 0.3 μ s, turning off the MOSFET.

IN: Voltage Sense and Supply Voltage. IN is the anode of the ideal diode. The voltage sensed at this pin is used to control the MOSFET gate.

NC (MS8 and S8 Packages): No Connection. Not internally connected.

OUT: Drain Voltage Sense. OUT is the cathode of the ideal diode and the common output when multiple LTC4359s


are configured as an ideal diode-OR. It connects either directly or through a 2k resistor to the drain of the N-channel MOSFET. The voltage sensed at this pin is used to control the MOSFET gate.

SHDN: Shutdown Control Input. The LTC4359 can be shut down to a low current mode by pulling the SHDN pin below 0.6V. Pulling this pin above 2V or disconnecting it allows an internal 2.6 μ A current source to turn the part on. Maintain board leakage to less than 100nA for proper operation. The SHDN pin can be pulled up to 100V or down to -40V with respect to V_{SS} without damage. If the shutdown feature is not used, connect SHDN to IN.

SOURCE: Source Connection. SOURCE is the return path of the gate fast pull-down. Connect this pin as close as possible to the source of the external N-channel MOSFET.

V_{SS}: Supply Voltage Return and Device Ground.

BLOCK DIAGRAM



OPERATION

The LTC4359 controls an external N-channel MOSFET to form an ideal diode. The GATE amplifier (see Block Diagram) senses across IN and OUT and drives the gate of the MOSFET to regulate the forward voltage to 30mV. As the load current increases, GATE is driven higher until a point is reached where the MOSFET is fully on. Further increases in load current result in a forward drop of $R_{DS(ON)} \cdot I_{LOAD}$.

If the load current is reduced, the GATE amplifier drives the MOSFET gate lower to maintain a 30mV drop. If the input voltage is reduced to a point where a forward drop of 30mV cannot be supported, the GATE amplifier drives the MOSFET off.

In the event of a rapid drop in input voltage, such as an input short-circuit fault or negative-going voltage spike, reverse current temporarily flows through the MOSFET. This current is provided by any load capacitance and by other supplies or batteries that feed the output in diode-OR applications. The FPD COMP (Fast Pull-Down Comparator)

quickly responds to this condition by turning the MOSFET off in 300ns, thus minimizing the disturbance to the output bus.

The IN, SOURCE, GATE and $\overline{SHDN}$ pins are protected against reverse inputs of up to $-40V$. The NEGATIVE COMP detects negative input potentials at the SOURCE pin and quickly pulls GATE to SOURCE, turning off the MOSFET and isolating the load from the negative input.

When pulled low the $\overline{SHDN}$ pin turns off most of the internal circuitry, reducing the quiescent current to 9µA and holding the MOSFET off. The $\overline{SHDN}$ pin may be either driven high or left open to enable the LTC4359. If left open, an internal 2.6µA current source pulls $\overline{SHDN}$ high. In applications where Q1 is replaced with back-to-back MOSFETs, the $\overline{SHDN}$ pin serves as an on/off control for the forward path, as well as enabling the diode function.

APPLICATIONS INFORMATION

The MOSFET's on-resistance, $R_{DS(ON)}$, directly affects the forward voltage drop and power dissipation. Desired forward voltage drop should be less than that of a diode for reduced power dissipation; 100mV is a good starting point. Choose a MOSFET which has:

$$R_{DS(ON)} < \frac{\text{Forward Voltage Drop}}{I_{LOAD}}$$

The resulting power dissipation is

$$P_d = (I_{LOAD})^2 \cdot R_{DS(ON)}$$

Shutdown Mode

In shutdown, the LTC4359 pulls GATE low to SOURCE, turning off the MOSFET and reducing its current consumption to 9 μ A. Shutdown does not interrupt forward current flow, a path is still present through Q1's body diode, as shown in Figure 1. A second MOSFET is needed to block the forward path; see the section Load Switching and Inrush Control. When enabled the LTC4359 operates as an ideal diode. If shutdown is not needed, connect $\overline{\text{SHDN}}$ to IN. $\overline{\text{SHDN}}$ may be driven with a 3.3V or 5V logic signal, or with an open drain or collector. To assert $\overline{\text{SHDN}}$ low, the pull down must sink at least 5 μ A at 500mV. To enable the part, $\overline{\text{SHDN}}$ must be pulled up to at least 2V. If $\overline{\text{SHDN}}$ is driven with an open drain, open collector or switch contact, an internal pull-up current of 2.6 μ A (1 μ A minimum) asserts $\overline{\text{SHDN}}$ high and enables the LTC4359. If leakage from $\overline{\text{SHDN}}$ to ground cannot be maintained at less than 100nA, add a pull-up resistor to >2V to assure turn on. The self-driven open circuit voltage is limited internally to 2.5V. When floating, the impedance is high and $\overline{\text{SHDN}}$ is subject to capacitive coupling from nearby clock lines or traces exhibiting high dV/dt. Bypass $\overline{\text{SHDN}}$ to V_{SS} with 10nF to eliminate injection. Figure 3a is the simplest way to control the shutdown pin. Since the control signal ground is different from the $\overline{\text{SHDN}}$ pin reference, V_{SS} , there could be momentary glitches on $\overline{\text{SHDN}}$ during transients. Figures 3b and 3c are alternative solutions that level-shift the control signal and eliminate glitches.




Figure 3a. $\overline{\text{SHDN}}$ Control




Figure 3b. Transistor $\overline{\text{SHDN}}$ Control




Figure 4c. Opto-Isolator $\overline{\text{SHDN}}$ Control

Input Short-Circuit Faults

The dynamic behavior of an active, ideal diode entering reverse bias is most accurately characterized by a delay followed by a period of reverse recovery. During the delay phase some reverse current is built up, limited by parasitic resistances and inductances. During the reverse recovery

APPLICATIONS INFORMATION

Figure 10 shows a +48V application with reverse input protection where D5 is used instead of R1 to eliminate the power dissipation and system ground current when the input reverses to -48V. With -48V input and OUT powered by another supply or held up by output capacitance, D2 (5.1V) and D3 (75V) prevent the LTC4359's OUT-IN pins from exceeding the 100V absolute maximum rating. R2 limits the current into D1, D2 and D3 during a reverse input.

Paralleling Supplies

Multiple LTC4359s can be used to combine the outputs of two or more supplies for redundancy or for droop sharing, as shown in Figure 5. For redundant supplies, the supply with the highest output voltage sources most or all of the load current. If this supply's output is quickly shorted to ground while delivering load current, the flow of current temporarily reverses and flows backwards through the LTC4359's MOSFET. The LTC4359 senses this reverse current and activates a fast pull-down to quickly turn off the MOSFET.




Figure 5. Redundant Power Supplies

If the other, initially lower, supply was not delivering any load current at the time of the fault, the output falls until the body diode of its ORing MOSFET conducts. Meanwhile, the LTC4359 charges the MOSFET gate with 10 μ A until the forward drop is reduced to 30mV. If this supply was sharing load current at the time of the fault, its associated ORing MOSFET was already driven partially on. In this case, the LTC4359 will simply drive the MOSFET gate harder in an effort to maintain a drop of 30mV.

Droop sharing can be accomplished if both power supply output voltages and output impedances are nearly equal. The 30mV regulation technique ensures smooth load sharing between outputs without oscillation. The degree of sharing is a function of MOSFET $R_{DS(ON)}$, the output impedance of the supplies and their initial output voltages.

Load Switching and Inrush Control

By adding a second MOSFET as shown in Figure 6, the LTC4359 can be used to control power flow in the forward direction while retaining ideal diode behavior in the reverse direction. The body diodes of Q1 and Q2 prohibit




Figure 6. 28V Load Switch and Ideal Diode with Reverse Input Protection

When $\overline{\text{SHDN}}$ is driven high and provided $V_{\text{IN}} > V_{\text{OUT}} + 30\text{mV}$, GATE sources $10\mu\text{A}$ and gradually charges C1, pulling up both MOSFET gates. Q2 operates as a source follower and

$$I_{INRUSH} = \frac{10\mu A \cdot C_{LOAD}}{C1}$$

When $\overline{\text{SHDN}}$ is pulled low, GATE pulls the MOSFET gates down quickly to SOURCE turning off both forward and reverse paths, and the input current is reduced to $9\mu\text{A}$.

While C1 and R4 may be omitted if soft starting is not needed, R3 is necessary to prevent MOSFET parasitic oscillations and must be placed close to Q2.

Layout Considerations

Connect the IN, SOURCE and OUT pins as close as possible to the MOSFET source and drain pins. Keep the traces to the MOSFET wide and short to minimize resistive losses as shown in Figure 7. Place surge suppressors and necessary transient protection components close to the LTC4359 using short lead lengths.

For the DFN package, pin spacing may be a concern at voltages greater than 30V. Check creepage and clearance guidelines to determine if this is an issue. To increase the effective pin spacing between high voltage and ground pins, leave the exposed pad connection open. Use no-clean flux to minimize PCB contamination.

Figures 8 through 18 show typical applications of the LTC4359.




Figure 7a. Layout, DCB6 Package




Figure 7b. Layout, MS8/S8 Package




Figure 8. 1.2V Diode-OR

TYPICAL APPLICATIONS




Figure 9. Lossless Solar Panel Isolation




Figure 10. 48V Ideal Diode with Reverse Input Protection to -72V

TYPICAL APPLICATIONS




Figure 11. 200V Ideal Diode




Figure 12. 12V Load Switch and Ideal Diode with Reverse Input Protection

TYPICAL APPLICATIONS




Figure 13. 12V Load Switch and Ideal Diode with Precise Undervoltage Lockout




Figure 14. 24V Ideal Diode with Reverse Input Protection




Figure 15. 48V Ideal Diode without Reverse Input Protection

TYPICAL APPLICATIONS




Figure 16. Diode-OR with Selectable Power Supply Feeds and Reverse Input Protection






Figure 17. Overvoltage Protector and Ideal Diode Blocks Reverse Input Voltage

PACKAGE DESCRIPTION

DCB Package
6-Lead Plastic DFN (2mm × 3mm)
 (Reference LTC DWG # 05-08-1715 Rev A)




NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (TBD)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

PACKAGE DESCRIPTION

S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610 Rev G)



REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	08/13	Corrected $\overline{\text{SHDN}}$ pull-up current from 2 μA to 2.6 μA . Updated Figure 11.	5, 6, 7, 8 12
B	05/14	Pin Configuration, updated T_{JMAX} to 150°C from 125°C. Added specification, Gate Turn-On Delay Time (t_{ON}). Figure 16, added R5A and R5B resistors.	2 3 14
C	09/17	Updated specification limit for OUT current at $\text{IN} = 12\text{V}$, $\Delta V_{\text{SD}} = -1\text{V}$. Added section titled Reverse Input Protection.	3 9, 10
D	03/18	Added 8-lead SO package.	1, 2, 18
E	06/19	Added AEC-Q100 qualification and “W” part numbers.	1, 2
F	12/21	Added DFN packaged AEC-Q100 qualification and “W” part numbers.	2

