

## High-side driver with CurrentSense analog feedback for automotive applications

Datasheet - production data



- Self limiting of fast thermal transients
- Loss of ground and loss of V<sub>CC</sub>
- Configurable latch-off on overtemperature or power limitation
- Reverse battery
- Electrostatic discharge protection

### Applications

- All types of Automotive resistive, inductive and capacitive loads
- Specially intended for Automotive Headlamps

### Description

The device is a single channel high-side driver manufactured using ST proprietary VIPower® technology and housed in the Octapak package. The device is designed to drive 12 V automotive grounded loads through a 3 V and 5 V CMOS-compatible interface, and to provide protection and diagnostics.

The device integrates advanced protective functions such as load current limitation, overload active management by power limitation and overtemperature shutdown.

A combination of INPUT and FR\_DIAG pins latches the output in case of fault, disables the latch-off functionality and enables OFF-state diagnostic.

**Table 1: Device summary**

Package	Order codes
	Tape and reel
Octapak	VN7007ALHTR

### Features

Max transient supply voltage	V <sub>CC</sub>	40 V
Operating voltage range	V <sub>CC</sub>	4 to 28 V
Typ. on-state resistance (per Ch)	R <sub>ON</sub>	7 mΩ
Current limitation (typ)	I <sub>LIMH</sub>	100 A
Stand-by current (max)	I <sub>STBY</sub>	0.5 μA

- Automotive qualified
- General
  - Single channel smart high-side driver with CurrentSense analog feedback
  - Very low standby current
  - Compatible with 3 V and 5 V CMOS outputs
- Diagnostic functions
  - Overload and short to ground (power limitation) indication
  - Thermal shutdown indication
  - OFF-state open-load detection
  - Output short to V<sub>CC</sub> detection
  - Sense enable/ disable
- Protections
  - Undervoltage shutdown
  - Overvoltage clamp
  - Load current limitation

## Contents

<b>1</b>	<b>Block diagram and pin description .....</b>	<b>5</b>
<b>2</b>	<b>Electrical specification.....</b>	<b>7</b>
2.1	Absolute maximum ratings .....	7
2.2	Thermal data .....	8
2.3	Main electrical characteristics .....	8
2.4	Electrical characteristics curves .....	15
<b>3</b>	<b>Protections.....</b>	<b>19</b>
3.1	Power limitation.....	19
3.2	Thermal shutdown.....	19
3.3	Current limitation.....	19
3.4	Negative voltage clamp .....	19
<b>4</b>	<b>Application information .....</b>	<b>20</b>
4.1	GND protection network against reverse battery.....	20
4.2	Immunity against transient electrical disturbances .....	21
4.3	MCU I/Os protection.....	21
4.4	CS - analog current sense .....	22
4.4.1	Principle of CurrentSense signal generation .....	23
4.4.2	Short to VCC and OFF-state open-load detection .....	25
<b>5</b>	<b>Maximum demagnetization energy (VCC = 16 V) .....</b>	<b>27</b>
<b>6</b>	<b>Package and PCB thermal data.....</b>	<b>28</b>
6.1	Octapak thermal data .....	28
<b>7</b>	<b>Package information .....</b>	<b>31</b>
7.1	Octapak package information.....	31
7.2	Octapak packing information.....	33
7.3	Octapak marking information .....	35
<b>8</b>	<b>Revision history .....</b>	<b>36</b>

## List of tables

Table 1: Device summary .....	1
Table 2: Pin functions .....	5
Table 3: Suggested connections for unused and not connected pins.....	6
Table 4: Absolute maximum ratings .....	7
Table 5: Thermal data.....	8
Table 6: Power section .....	8
Table 7: Switching.....	9
Table 8: Logic Inputs.....	10
Table 9: Protections .....	10
Table 10: Current Sense.....	11
Table 11: Truth table.....	14
Table 12: FR_DIAG functionality .....	14
Table 13: ISO 7637-2 - electrical transient conduction along supply line.....	21
Table 14: CurrentSense pin levels in off-state.....	25
Table 15: PCB properties .....	28
Table 16: Octapak mechanical data .....	32
Table 17: Reel dimensions .....	33
Table 18: Document revision history .....	36

## List of figures

Figure 1: Block diagram .....	5
Figure 2: Configuration diagram (top view).....	6
Figure 3: Current and voltage conventions.....	7
Figure 4: Switching times and Pulse skew .....	13
Figure 5: TDSTKON.....	13
Figure 6: OFF-state output current .....	15
Figure 7: Standby current .....	15
Figure 8: IGND(ON) vs. Tcase .....	15
Figure 9: Logic Input high level voltage .....	15
Figure 10: Logic Input low level voltage.....	15
Figure 11: High level logic input current .....	15
Figure 12: Low level logic input current .....	16
Figure 13: Logic Input hysteresis voltage .....	16
Figure 14: Undervoltage shutdown.....	16
Figure 15: On-state resistance vs. Tcase .....	16
Figure 16: On-state resistance vs. VCC .....	16
Figure 17: Turn-on voltage slope .....	16
Figure 18: Turn-off voltage slope.....	17
Figure 19: Won vs Tcase .....	17
Figure 20: Woff vs Tcase .....	17
Figure 21: ILIMH vs. Tcase.....	17
Figure 22: Turn-off output voltage clamp.....	17
Figure 23: OFF-state open-load voltage detection threshold .....	17
Figure 24: Vsense clamp vs Tcase.....	18
Figure 25: Vsenseh vs Tcase .....	18
Figure 26: Application diagram .....	20
Figure 27: Simplified internal structure .....	20
Figure 28: CurrentSense and diagnostic – block diagram.....	22
Figure 29: CurrentSense block diagram.....	23
Figure 30: Analogue HSD – open-load detection in off-state .....	24
Figure 31: Open-load / short to VCC condition.....	25
Figure 32: Maximum turn off current versus inductance .....	27
Figure 33: Octapak on two-layers PCB (2s0p to JEDEC JESD 51-5).....	28
Figure 34: Octapak on four-layers PCB (2s2p to JEDEC JESD 51-7) .....	28
Figure 35: Rthj-amb vs PCB copper area in open box free air conditions .....	29
Figure 36: Octapak thermal impedance junction ambient single pulse .....	29
Figure 37: Thermal fitting model for Octapak .....	30
Figure 38: Octapak package dimensions .....	31
Figure 39: Octapack reel 13" .....	33
Figure 40: Octapak carrier tape .....	34
Figure 41: Octapak schematic drawing of leader and trailer tape .....	34
Figure 42: Octapak marking information.....	35

# 1 Block diagram and pin description

Figure 1: Block diagram




Table 2: Pin functions

Name	Function
Vcc	Battery connection.
OUTPUT	Power outputs. All the pins must be connected together.
GND	Ground connection.
INPUT	Voltage controlled input pin with hysteresis. Compatible with 3 V and 5 V CMOS outputs. It controls output switch state.
CS	Analog current sense output pin delivers a current proportional to the load current.
FR_DIAG	It sets auto-restart and latch-off protection. Moreover, it enables OFF-state diagnostic (see <a href="#">Table 12: "FR_DIAG functionality"</a> ).

Figure 2: Configuration diagram (top view)




Table 3: Suggested connections for unused and not connected pins


Connection / pin	CS	N.C.	Output	Input	FR_DIAG
Floating	Not allowed	X <sup>(1)</sup>	X	X	X
To ground	Through 1 kΩ resistor	X	Not allowed	Through 15 kΩ resistor	Through 15 kΩ resistor

**Notes:**

(1)X: do not care.

## 2 Electrical specification

Figure 3: Current and voltage conventions



$V_F = V_{OUT} - V_{CC}$  when  $V_{OUT} > V_{CC}$  and  $INPUT = LOW$

### 2.1 Absolute maximum ratings

Stressing the device above the rating listed in [Table 4: "Absolute maximum ratings"](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability.

Table 4: Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{CC}$	DC supply voltage	38	V
$-V_{CC}$	Reverse DC supply voltage	16	
$V_{CCPK}$	Maximum transient supply voltage (ISO7637-2:2004 Pulse 5b level IV clamped to 40 V; $R_L = 4 \Omega$ )	40	
$V_{CCJS}$	Maximum jump start voltage for single pulse short circuit protection	28	
$-I_{GND}$	DC reverse ground pin current	200	mA
$I_{OUT}$	OUTPUT DC output current	Internally limited	A
$-I_{OUT}$	Reverse DC output current	30	
$I_{IN}$	INPUT DC input current	-1 to 10	mA
$I_{FR\_DIAG}$	FR_DIAG DC input current		
$I_{SENSE}$	CS pin DC output current ( $V_{GND} = V_{CC}$ and $V_{SENSE} < 0$ V)	10	mA
	CS pin DC output current in reverse ( $V_{CC} < 0$ V)	-20	

Symbol	Parameter	Value	Unit
$E_{MAX}$	Maximum switching energy (single pulse) ( $T_{DEMAG} = 0.4$ ms; $T_{jstart} = 150$ °C)	170	mJ
$V_{ESD}$	Electrostatic discharge (JEDEC 22A-114F)	4000	V
	• INPUT	2000	V
	• CurrentSense	4000	V
	• FR_DIAG	4000	V
	• OUTPUT	4000	V
	$V_{CC}$	4000	V
$V_{ESD}$	Charge device model (CDM-AEC-Q100-011)	750	V
$T_j$	Junction operating temperature	-40 to 150	°C
$T_{stg}$	Storage temperature	-55 to 150	

## 2.2 Thermal data

Table 5: Thermal data

Symbol	Parameter	Typ. value	Unit
$R_{thj-board}$	Thermal resistance junction-board (JEDEC JESD 51-8) <sup>(1)</sup>	2.8	°C/W
$R_{thj-amb}$	Thermal resistance junction-ambient (JEDEC JESD 51-2) <sup>(2)</sup>	58.3	
$R_{thj-amb}$	Thermal resistance junction-ambient (JEDEC JESD 51-2) <sup>(1)</sup>	15.8	

### Notes:

<sup>(1)</sup>Device mounted on four-layers 2s2p PCB

<sup>(2)</sup>Device mounted on two-layers 2s0p PCB with 2 cm<sup>2</sup> heatsink copper trace

## 2.3 Main electrical characteristics

7 V <  $V_{CC}$  < 28 V; -40°C <  $T_j$  < 150°C, unless otherwise specified.

All typical values refer to  $V_{CC} = 13$  V;  $T_j = 25$  °C, unless otherwise specified.

Table 6: Power section

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{CC}$	Operating supply voltage	$I_{OUT} = 6$ A; $T_j = 25$ °C	4	13	28	V
$V_{USD}$	Undervoltage shutdown				4	
$V_{USDReset}$	Undervoltage shutdown reset				5	
$V_{USDHyst}$	Undervoltage shutdown hysteresis				0.3	
$R_{ON}$	On-state resistance	$I_{OUT} = 6$ A; $T_j = 150$ °C		7		mΩ
		$I_{OUT} = 6$ A; $V_{CC} = 4$ V; $T_j = 25$ °C			14.3	
		$I_{OUT} = 6$ A; $T_j = 25$ °C			10.5	
$R_{ON\_Rev}$	$R_{DSON}$ in reverse battery condition	$V_{CC} = -13$ V; $I_{OUT} = -6$ A; $T_j = 25$ °C		7		mΩ
$V_{clamp}$	Clamp voltage	$I_S = 20$ mA; $T_j = -40$ °C	38			V
		$I_S = 20$ mA; $25$ °C < $T_j$ < $150$ °C	41	46	52	V

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{STBY}$	Supply current in standby at $V_{CC} = 13 \text{ V}$ (1)	$V_{CC} = 13 \text{ V};$ $V_{IN} = V_{OUT} = V_{FR\_DIAG} = 0 \text{ V};$ $T_j = 25^\circ\text{C}$			0.5	$\mu\text{A}$
		$V_{CC} = 13 \text{ V};$ $V_{IN} = V_{OUT} = V_{FR\_DIAG} = 0 \text{ V};$ $T_j = 85^\circ\text{C}$ (2)			0.5	
		$V_{CC} = 13 \text{ V};$ $V_{IN} = V_{OUT} = V_{FR\_DIAG} = 0 \text{ V};$ $T_j = 125^\circ\text{C}$			3	
$t_{D\_STBY}$	Standby mode blanking time	$V_{CC} = 13 \text{ V}; V_{IN} = 5 \text{ V};$ $V_{FR\_DIAG} = 0 \text{ V}; I_{OUT} = 0 \text{ A}$	60	300	550	$\mu\text{s}$
$I_{S(ON)}$	Supply current	$V_{CC} = 13 \text{ V}; V_{FR\_DIAG} = 0 \text{ V};$ $V_{IN} = 5 \text{ V}; I_{OUT} = 0 \text{ A}$		3	6.5	$\text{mA}$
$I_{GND(ON)}$	Control stage current consumption in ON state. All channels active.	$V_{CC} = 13 \text{ V}; V_{FR\_DIAG} = 5 \text{ V};$ $V_{IN} = 5 \text{ V}; I_{OUT} = 6 \text{ A}$			9	$\text{mA}$
$I_{L(off)}$	Off-state output current at $V_{CC} = 13 \text{ V}$	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 25^\circ\text{C}$	0	0.01	0.5	$\mu\text{A}$
		$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 125^\circ\text{C}$	0		3	
$V_F$	Output - $V_{CC}$ diode voltage	$I_{OUT} = -6 \text{ A}; T_j = 150^\circ\text{C}$			0.7	$\text{V}$

**Notes:**

(1)PowerMOS leakage included.

(2)Parameter specified by design; not subject to production test.

**Table 7: Switching**

$V_{CC} = 13 \text{ V}; -40^\circ\text{C} < T_j < 150^\circ\text{C}$ , unless otherwise specified						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}^{(1)}$	Turn-on delay time at $T_j = 25^\circ\text{C}$	$R_L = 2.2 \Omega$	10	65	120	$\mu\text{s}$
$t_{d(off)}^{(1)}$	Turn-off delay time at $T_j = 25^\circ\text{C}$		10	55	100	
$(dV_{OUT}/dt)_{on}^{(1)}$	Turn-on voltage slope at $T_j = 25^\circ\text{C}$	$R_L = 2.2 \Omega$	0.1	0.36	0.8	$\text{V}/\mu\text{s}$
$(dV_{OUT}/dt)_{off}^{(1)}$	Turn-off voltage slope at $T_j = 25^\circ\text{C}$		0.1	0.47	0.8	
$W_{ON}$	Switching energy losses at turn-on ( $t_{won}$ )	$R_L = 2.2 \Omega$	—	0.6	1.7 <sup>(2)</sup>	$\text{mJ}$
$W_{OFF}$	Switching energy losses at turn-off ( $t_{woff}$ )	$R_L = 2.2 \Omega$	—	0.6	1.7 <sup>(2)</sup>	$\text{mJ}$
$t_{SKew}^{(1)}$	Differential Pulse skew ( $t_{PHL} - t_{PLH}$ )	$R_L = 2.2 \Omega$	-65	-15	35	$\mu\text{s}$

**Notes:**(1)See [Figure 4: "Switching times and Pulse skew"](#).

(2)Parameter guaranteed by design and characterization; not subject to production test.

Table 8: Logic Inputs

$7 \text{ V} < V_{\text{CC}} < 28 \text{ V}; -40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
<b>INPUT characteristics</b>						
$V_{IL}$	Input low level voltage				0.9	V
$I_{IL}$	Low level input current	$V_{IN} = 0.9 \text{ V}$	1			$\mu\text{A}$
$V_{IH}$	Input high level voltage		2.1			V
$I_{IH}$	High level input current	$V_{IN} = 2.1 \text{ V}$			10	$\mu\text{A}$
$V_{I(\text{hyst})}$	Input hysteresis voltage		0.2			V
$V_{ICL}$	Input clamp voltage	$I_{IN} = 1 \text{ mA}$	5.3		7.5	V
		$I_{IN} = -1 \text{ mA}$		-0.7		
<b>FR_DIAG characteristics (<math>7 \text{ V} &lt; V_{\text{CC}} &lt; 18 \text{ V}</math>)</b>						
$V_{FR\_DIAGL}$	Input low level voltage				0.9	V
$I_{FR\_DIAGL}$	Low level input current	$V_{IN} = 0.9 \text{ V}$	1			$\mu\text{A}$
$V_{FR\_DIAGH}$	Input high level voltage		2.1			V
$I_{FR\_DIAGH}$	High level input current	$V_{IN} = 2.1 \text{ V}$			10	$\mu\text{A}$
$V_{FR\_DIAG(\text{hyst})}$	Input hysteresis voltage		0.2			V
$V_{FR\_DIAGCL}$	Input clamp voltage	$I_{IN} = 1 \text{ mA}$	5.3		7.5	V
		$I_{IN} = -1 \text{ mA}$		-0.7		

Table 9: Protections

$7 \text{ V} < V_{\text{CC}} < 18 \text{ V}; -40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{LIMH}$ <sup>(1)</sup>	DC short circuit current	$V_{CC} = 13 \text{ V}$	70	100	140	A
		$4 \text{ V} < V_{CC} < 18 \text{ V}$ <sup>(2)</sup>			140	
$I_{LIML}$	Short circuit current during thermal cycling	$V_{CC} = 13 \text{ V}; T_R < T_j < T_{TSD}$		33		A
$T_{TSD}$	Shutdown temperature		150	175	200	$^{\circ}\text{C}$
$T_R$	Reset temperature <sup>(2)</sup>			$T_{RS} + 1$	$T_{RS} + 7$	$^{\circ}\text{C}$
$T_{RS}$	Thermal reset of fault diagnostic indication	$V_{FR\_DIAG} = 0 \text{ V}$	135			$^{\circ}\text{C}$
$T_{HYST}$	Thermal hysteresis ( $T_{TSD} - T_R$ ) <sup>(2)</sup>			7		$^{\circ}\text{C}$
$\Delta T_{J\_SD}$	Dynamic temperature	$T_j = -40^{\circ}\text{C}; V_{CC} = 13 \text{ V}$		60		K
$t_{LATCH\_RST}$	Fault reset time for output unlatch <sup>(2)</sup>	$V_{FR\_DIAG} = 5 \text{ V} \text{ to } 0 \text{ V}; V_{IN} = 5 \text{ V}$	3	10	20	$\mu\text{s}$
$V_{DEMAG}$	Turn-off output voltage clamp	$I_{OUT} = 2 \text{ A}; L = 6 \text{ mH}; T_j = -40^{\circ}\text{C}$		$V_{CC} - 38$		V
		$I_{OUT} = 2 \text{ A}; L = 6 \text{ mH}; T_j = 25^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$	$V_{CC} - 41$	$V_{CC} - 46$	$V_{CC} - 52$	

<b><math>7 \text{ V} &lt; V_{CC} &lt; 18 \text{ V}; -40^\circ\text{C} &lt; T_j &lt; 150^\circ\text{C}</math></b>						
<b>Symbol</b>	<b>Parameter</b>	<b>Test conditions</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
$V_{ON}$	Output voltage drop limitation	$I_{OUT} = 1.2 \text{ A}$		20		mV

**Notes:**

(1) Parameter guaranteed by an indirect test sequence.

(2) Parameter guaranteed by design and characterization; not subject to production test.

**Table 10: Current Sense**

<b><math>7 \text{ V} &lt; V_{CC} &lt; 18 \text{ V}; -40^\circ\text{C} &lt; T_j &lt; 150^\circ\text{C}</math></b>						
<b>Symbol</b>	<b>Parameter</b>	<b>Test conditions</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
$V_{SENSE\_CL}$	CurrentSense clamp voltage	$V_{FR\_DIAG} = 0 \text{ V}; I_{SENSE} = 1 \text{ mA}$	-17		-12	V
		$V_{FR\_DIAG} = 0 \text{ V}; I_{SENSE} = -1 \text{ mA}$		7		V
<b>Current Sense characteristics</b>						
$K_{OL1}$	$I_{OUT}/I_{SENSE}$	$I_{OUT} = 10 \text{ mA}; V_{SENSE} = 0.5 \text{ V}; V_{SEN} = 5 \text{ V}$	800			
$K_{OL2}$	$I_{OUT}/I_{SENSE}$	$I_{OUT} = 0.25 \text{ A}; V_{SENSE} = 0.5 \text{ V}; V_{SEN} = 5 \text{ V}$			10400	
$K_0$	$I_{OUT}/I_{SENSE}$	$I_{OUT} = 1 \text{ A}; V_{SENSE} = 4 \text{ V}; V_{SEN} = 5 \text{ V}$	3390	6600	10180	
$dK_0/K_0^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 1 \text{ A}; V_{SENSE} = 4 \text{ V}; V_{SEN} = 5 \text{ V}$	-25		25	%
$K_1$	$I_{OUT}/I_{SENSE}$	$I_{OUT} = 4.6 \text{ A}; V_{SENSE} = 4 \text{ V}; V_{SEN} = 5 \text{ V}$	4080	6570	9530	
$dK_1/K_1^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 4.6 \text{ A}; V_{SENSE} = 4 \text{ V}; V_{SEN} = 5 \text{ V}$	-20		20	%
$K_2$	$I_{OUT}/I_{SENSE}$	$I_{OUT} = 9 \text{ A}; V_{SENSE} = 4 \text{ V}; V_{SEN} = 5 \text{ V}$	4830	6350	8060	
$dK_2/K_2^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 9 \text{ A}; V_{SENSE} = 4 \text{ V}; V_{SEN} = 5 \text{ V}$	-13		13	%
$K_3$	$I_{OUT}/I_{SENSE}$	$I_{OUT} = 27 \text{ A}; V_{SENSE} = 4 \text{ V}; V_{SEN} = 5 \text{ V}$	5600	6300	7150	
$dK_3/K_3^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 27 \text{ A}; V_{SENSE} = 4 \text{ V}; V_{SEN} = 5 \text{ V}$	-8		8	%
$I_{SENSE0}$	CurrentSense leakage current	CurrentSense disabled: $V_{FR\_DIAG} = 0 \text{ V}$	0		0.5	$\mu\text{A}$
		CurrentSense disabled: $-1 \text{ V} < V_{SENSE} < 5 \text{ V}^{(1)}$	-0.5		0.5	$\mu\text{A}$
		CurrentSense enabled: $V_{FR\_DIAG} = 5 \text{ V}; V_{IN} = 5 \text{ V}; I_{OUT} = 0 \text{ A}$	0		2	$\mu\text{A}$
$V_{OUT\_CSD}^{(1)}$	Output Voltage for CurrentSense shutdown	$V_{FR\_DIAG} = 5 \text{ V}; R_{SENSE} = 2.7 \text{ k}\Omega; V_{IN} = 5 \text{ V}; I_{OUT} = 3 \text{ A}$		5		V

<b><math>7 \text{ V} &lt; V_{\text{CC}} &lt; 18 \text{ V}</math>; <math>-40^{\circ}\text{C} &lt; T_j &lt; 150^{\circ}\text{C}</math></b>						
<b>Symbol</b>	<b>Parameter</b>	<b>Test conditions</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
$V_{\text{SENSE\_SAT}}$	Multisense saturation voltage	$V_{\text{CC}} = 7 \text{ V}$ ; $R_{\text{SENSE}} = 2.7 \text{ k}\Omega$ ; $V_{\text{FR\_DIAG}} = 5 \text{ V}$ ; $V_{\text{IN}} = 5 \text{ V}$ ; $I_{\text{OUT}} = 27 \text{ A}$ ; $T_j = 150^{\circ}\text{C}$	5			V
$I_{\text{SENSE\_SAT}}^{(1)}$	CS saturation current	$V_{\text{CC}} = 7 \text{ V}$ ; $V_{\text{SENSE}} = 4 \text{ V}$ ; $V_{\text{IN}} = 5 \text{ V}$ ; $V_{\text{FR\_DIAG}} = 5 \text{ V}$ ; $T_j = 150^{\circ}\text{C}$	4			mA
$I_{\text{OUT\_SAT}}^{(1)}$	Output saturation current	$V_{\text{CC}} = 7 \text{ V}$ ; $V_{\text{SENSE}} = 4 \text{ V}$ ; $V_{\text{IN}} = 5 \text{ V}$ ; $V_{\text{FR\_DIAG}} = 5 \text{ V}$ ; $T_j = 150^{\circ}\text{C}$	45			A
<b>OFF-state diagnostic</b>						
$V_{\text{OL}}$	OFF-state open-load voltage detection threshold	$V_{\text{IN}} = 0 \text{ V}$ ; $V_{\text{FR\_DIAG}} = 5 \text{ V}$	2	3	4	V
$I_{\text{L}(\text{off2})}$	OFF-state output sink current	$V_{\text{IN}} = 0 \text{ V}$ ; $V_{\text{OUT}} = V_{\text{OL}}$ ; $T_j = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$	-100		-15	$\mu\text{A}$
$t_{\text{DSTKON}}$	OFF-state diagnostic delay time from falling edge of INPUT (see <i>Figure 5: "TDSTKON"</i> )	$V_{\text{IN}} = 5 \text{ V}$ to $0 \text{ V}$ ; $V_{\text{FR\_DIAG}} = 5 \text{ V}$ ; $I_{\text{OUT}} = 0 \text{ A}$ ; $V_{\text{OUT}} = 4 \text{ V}$	100	350	700	$\mu\text{s}$
$t_{\text{D\_OL\_V}}$	Settling time for valid OFF-state open load diagnostic indication from rising edge of FR_DIAG	$V_{\text{IN}} = 0 \text{ V}$ ; $V_{\text{FR}} = 0 \text{ V}$ ; $V_{\text{OUT}} = 4 \text{ V}$ ; $V_{\text{FR\_DIAG}} = 0 \text{ V}$ to $5 \text{ V}$			60	$\mu\text{s}$
$t_{\text{D\_VOL}}$	OFF-state diagnostic delay time from rising edge of $V_{\text{OUT}}$	$V_{\text{IN}} = 0 \text{ V}$ ; $V_{\text{FR\_DIAG}} = 5 \text{ V}$ ; $V_{\text{OUT}} = 0 \text{ V}$ to $4 \text{ V}$		5	30	$\mu\text{s}$
<b>Fault diagnostic feedback (see <i>Table 11: "Truth table"</i>)</b>						
$V_{\text{SENSEH}}$	CurrentSense output voltage in fault condition	$V_{\text{CC}} = 13 \text{ V}$ ; $V_{\text{IN}} = 0 \text{ V}$ ; $V_{\text{FR\_DIAG}} = 5 \text{ V}$ ; $I_{\text{OUT}} = 0 \text{ A}$ ; $V_{\text{OUT}} = 4 \text{ V}$ ; $R_{\text{SENSE}} = 1 \text{ k}\Omega$	5		6.6	V
$I_{\text{SENSEH}}$	CurrentSense output current in fault condition	$V_{\text{CC}} = 13 \text{ V}$ ; $V_{\text{SENSE}} = 5 \text{ V}$	7	20	30	mA
<b>CurrentSense timings (current sense mode)</b>						
$t_{\text{DSENSE2H}}$	Current sense settling time from rising edge of INPUT	$V_{\text{IN}} = 0 \text{ V}$ to $5 \text{ V}$ ; $V_{\text{FR\_DIAG}} = 5 \text{ V}$ ; $R_{\text{SENSE}} = 1 \text{ k}\Omega$ ; $R_L = 2.2 \Omega$		100	300	$\mu\text{s}$
$Dt_{\text{DSENSE2H}}$	Current sense settling time from rising edge of $I_{\text{OUT}}$ (dynamic response to a step change of $I_{\text{OUT}}$ )	$V_{\text{IN}} = 5 \text{ V}$ ; $V_{\text{FR\_DIAG}} = 5 \text{ V}$ ; $R_{\text{SENSE}} = 1 \text{ k}\Omega$ ; $I_{\text{SENSE}} = 90 \%$ of $I_{\text{SENSEMAX}}$ ; $R_L = 2.2 \Omega$			200	$\mu\text{s}$
$t_{\text{DSENSE2L}}$	Current sense turn-off delay time from falling edge of INPUT	$V_{\text{IN}} = 5 \text{ V}$ to $0 \text{ V}$ ; $V_{\text{FR\_DIAG}} = 5 \text{ V}$ ; $R_{\text{SENSE}} = 1 \text{ k}\Omega$ ; $R_L = 2.2 \Omega$		50	250	$\mu\text{s}$

**Notes:**

(1) Parameter guaranteed by design and characterization; not subject to production test.

(2) All values refer to  $V_{\text{CC}} = 13 \text{ V}$ ;  $T_j = 25^{\circ}\text{C}$ , unless otherwise specified.

Figure 4: Switching times and Pulse skew




Figure 5: TDSTKON




Table 11: Truth table

Mode	Conditions	IN	FR_DIAG	OUT	CurrentSense	Comments
Standby	All logic inputs low	L	L	L	Hi-Z	Low quiescent current consumption
Normal	Nominal load connected; $T_j < 150^\circ\text{C}$	L	H	L	0	OFF-state diagnostic enabled
		H	L	H	$I_{SENSE} = 1/K * I_{OUT}$	Autorestart mode
		H	H	H	$I_{SENSE} = 1/K * I_{OUT}$	Latch-off mode
Overload	Overload or short to GND causing: $T_j > T_{TSD}$ or $\Delta T_j > \Delta T_{LSD}$	H	L	H	$V_{SENSEH}$	Autorestart mode
		H	H	H	$V_{SENSEH}$	Latch-off mode
Under-voltage	$V_{CC} < V_{USD}$ (falling)	X	X	L	Hi-Z	Re-start when $V_{CC} > V_{USD} + V_{USDhyst}$ (rising)
OFF-state diagnostics	Short to $V_{CC}$	L	H	H	$V_{SENSEH}$	
	Open-load	L	H	H		External pull-up
Negative output voltage	Inductive loads turn-off	L	X	< 0 V	0	







Table 12: FR\_DIAG functionality







FR_DIAG	Input	Diagnostic	Overload protection
0	0	Disabled	X <sup>(1)</sup>
0	1	Enabled	Auto-restart
1	0	Enabled (OFF-state diagnostic)	X <sup>(1)</sup>
1	1	Enabled	Latch-off







**Notes:**



(1)X: do not care.

## 2.4 Electrical characteristics curves

**Figure 6: OFF-state output current****Figure 7: Standby current****Figure 8: IGND(ON) vs. Tcase****Figure 9: Logic Input high level voltage****Figure 10: Logic Input low level voltage****Figure 11: High level logic input current**

**Figure 12: Low level logic input current****Figure 13: Logic Input hysteresis voltage****Figure 14: Undervoltage shutdown****Figure 15: On-state resistance vs. Tcase****Figure 16: On-state resistance vs. VCC****Figure 17: Turn-on voltage slope**

**Figure 18: Turn-off voltage slope****Figure 19: Won vs Tcase****Figure 20: Woff vs Tcase****Figure 21: ILIMH vs. Tcase****Figure 22: Turn-off output voltage clamp****Figure 23: OFF-state open-load voltage detection threshold**

**Figure 24: Vsense clamp vs Tcase****Figure 25: Vsenseh vs Tcase**

## 3 Protections

### 3.1 Power limitation

The basic working principle of this protection consists of an indirect measurement of the junction temperature swing  $\Delta T_j$  through the direct measurement of the spatial temperature gradient on the device surface in order to automatically shut off the output MOSFET as soon as  $\Delta T_j$  exceeds the safety level of  $\Delta T_{j\_SD}$ . According to the voltage level on the FR\_DIAG pin, the output MOSFET switches on and cycles with a thermal hysteresis according to the maximum instantaneous power which can be handled (FR\_DIAG = Low) or remains off (FR\_DIAG = High). The protection prevents fast thermal transient effects and, consequently, reduces thermo-mechanical fatigue.

### 3.2 Thermal shutdown

In case the junction temperature of the device exceeds the maximum allowed threshold (typically 175°C), it automatically switches off and the diagnostic indication is triggered. According to the voltage level on the FR\_DIAG pin, the device switches on again as soon as its junction temperature drops to  $T_R$  (FR\_DIAG = Low) or remains off (FR\_DIAG = High).

### 3.3 Current limitation


The device is equipped with an output current limiter in order to protect the silicon as well as the other components of the system (e.g. bonding wires, wiring harness, connectors, loads, etc.) from excessive current flow. Consequently, in case of short circuit, overload or during load power-up, the output current is clamped to a safety level,  $I_{LIMH}$ , by operating the output power MOSFET in the active region.

### 3.4 Negative voltage clamp

In case the device drives inductive load, the output voltage reaches negative value during turn off. A negative voltage clamp structure limits the maximum negative voltage to a certain value,  $V_{DEMAG}$ , allowing the inductor energy to be dissipated without damaging the device.


## 4 Application information

Figure 26: Application diagram



### 4.1 GND protection network against reverse battery

Figure 27: Simplified internal structure



The device does not need any external components to protect the internal logic in case of a reverse battery condition. The protection is provided by internal structures.

In addition, due to the fact that the output MOSFET turns on even in reverse battery mode, thus providing the same low ohmic path as in regular operating conditions, no additional power dissipation has to be considered.

## 4.2 Immunity against transient electrical disturbances

The immunity of the device against transient electrical emissions, conducted along the supply lines and injected into the V<sub>CC</sub> pin, is tested in accordance with ISO7637-2:2011 (E) and ISO 16750-2:2010.

The related function performance status classification is shown in [Table 13: "ISO 7637-2 - electrical transient conduction along supply line"](#).

Test pulses are applied directly to DUT (Device Under Test) both in ON and OFF-state and in accordance to ISO 7637-2:2011(E), chapter 4. The DUT is intended as the present device only, without components and accessed through V<sub>CC</sub> and GND terminals.

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as follows: "The function does not perform as designed during the test but returns automatically to normal operation after the test".

**Table 13: ISO 7637-2 - electrical transient conduction along supply line**

Test Pulse 2011(E)	Test pulse severity level with Status II functional performance status		Minimum number of pulses or test time	Burst cycle / pulse repetition time		Pulse duration and pulse generator internal impedance
	Level	U <sub>s</sub> <sup>(1)</sup>		min	max	
1	III	-112V	500 pulses	0,5 s		2ms, 10Ω
2a	III	+55V	500 pulses	0,2 s	5 s	50μs, 2Ω
3a	IV	-220V	1h	90 ms	100 ms	0.1μs, 50Ω
3b	IV	+150V	1h	90 ms	100 ms	0.1μs, 50Ω
4 <sup>(2)</sup>	IV	-7V	1 pulse			100ms, 0.01Ω
<b>Load dump according to ISO 16750-2:2010</b>						
Test B <sup>(3)</sup>		40V	5 pulse	1 min		400ms, 2Ω

**Notes:**

<sup>(1)</sup>U<sub>s</sub> is the peak amplitude as defined for each test pulse in ISO 7637-2:2011(E), chapter 5.6.

<sup>(2)</sup>Test pulse from ISO 7637-2:2004(E).

<sup>(3)</sup>With 40 V external suppressor referred to ground (-40°C < T<sub>j</sub> < 150°C).

## 4.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the V<sub>CC</sub> line, the control pins will be pulled negative. ST suggests to insert a resistor (R<sub>prot</sub>) in line both to prevent the microcontroller I/O pins from latch-up and to protect the HSD inputs.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

### Equation

$$V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:

For  $V_{CCpeak} = -150$  V;  $I_{latchup} \geq 20$  mA;  $V_{OH\mu C} \geq 4.5$  V

$7.5 \text{ k}\Omega \leq R_{prot} \leq 140 \text{ k}\Omega$ .


Recommended values:  $R_{prot} = 15 \text{ k}\Omega$

## 4.4 CS - analog current sense

Diagnostic information on device and load status are provided by an analog output pin (CS) delivering the following signal:


- Current monitor: current monitor of channel output current

Figure 28: CurrentSense and diagnostic – block diagram



#### 4.4.1 Principle of CurrentSense signal generation

Figure 29: CurrentSense block diagram



#### Current sense

This output is capable to provide:

- **Current mirror proportional to the load current in normal operation**, delivering current proportional to the load according to known ratio named  $K$
- **Diagnostics flag in fault conditions** delivering fixed voltage  $V_{SENSEH}$

The current delivered by the current sense circuit,  $I_{SENSE}$ , can be easily converted to a voltage  $V_{SENSE}$  by using an external sense resistor,  $R_{SENSE}$ , allowing continuous load monitoring and abnormal condition detection.

#### Normal operation (channel ON, no fault)

While device is operating in normal conditions (no fault intervention),  $V_{SENSE}$  calculation can be done using simple equations

Current provided by CurrentSense output:  $I_{SENSE} = I_{OUT}/K$

Voltage on  $R_{SENSE}$ :  $V_{SENSE} = R_{SENSE} \cdot I_{SENSE} = R_{SENSE} \cdot I_{OUT}/K$

Where :

- $V_{SENSE}$  is voltage measurable on  $R_{SENSE}$  resistor
- $I_{SENSE}$  is current provided from CS pin in current output mode
- $I_{OUT}$  is current flowing through output
- K factor represent the ratio between PowerMOS cells and SenseMOS cells; its spread includes geometric factor spread, current sense amplifier offset and process parameters spread of overall circuitry specifying ratio between  $I_{OUT}$  and  $I_{SENSE}$ .

### Failure flag indication

In case of power limitation/overtemperature, the fault is indicated by the CS pin which is switched to a “current limited” voltage source,  $V_{SENSEH}$ .

In any case, the current sourced by the CS in this condition is limited to  $I_{SENSEH}$ .

Figure 30: Analogue HSD – open-load detection in off-state




Figure 31: Open-load / short to VCC condition




Table 14: CurrentSense pin levels in off-state

Condition	Output	CurrentSense	FR_DIAG
Open-load	$V_{OUT} > V_{OL}$	Hi-Z	L
		$V_{SENSEH}$	H
	$V_{OUT} < V_{OL}$	Hi-Z	L
		0	H
Short to $V_{CC}$	$V_{OUT} > V_{OL}$	Hi-Z	L
		$V_{SENSEH}$	H
Nominal	$V_{OUT} < V_{OL}$	Hi-Z	L
		0	H

#### 4.4.2 Short to VCC and OFF-state open-load detection

##### Short to $V_{CC}$

A short circuit between  $V_{CC}$  and output is indicated by the relevant current sense pin set to  $V_{SENSEH}$  during the device off-state. Small or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

##### OFF-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor  $R_{PU}$  connecting the output to a positive supply voltage  $V_{PU}$ .

It is preferable  $V_{PU}$  to be switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.


$R_{PU}$  must be selected in order to ensure  $V_{OUT} > V_{OLmax}$  in accordance with the following equation:

**Equation**

$$R_{PU} < \frac{V_{PU} - 4}{I_{L(off2)min @ 4V}}$$

## 5 Maximum demagnetization energy (VCC = 16 V)

Figure 32: Maximum turn off current versus inductance



Values are generated with  $R_L = 0 \Omega$ .

In case of repetitive pulses,  $T_{jstart}$  (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

## 6 Package and PCB thermal data

### 6.1 Octapak thermal data

Figure 33: Octapak on two-layers PCB (2s0p to JEDEC JESD 51-5)




Figure 34: Octapak on four-layers PCB (2s2p to JEDEC JESD 51-7)




Table 15: PCB properties

Dimension	Value
Board finish thickness	1.6 mm +/- 10%
Board dimension	77 mm x 86 mm
Board Material	FR4
Copper thickness (top and bottom layers)	0.070 mm
Copper thickness (inner layers)	0.035 mm
Thermal vias separation	1.2 mm
Thermal via diameter	0.3 mm +/- 0.08 mm
Copper thickness on vias	0.025 mm
Footprint dimension (top layer)	6.4 mm x 7 mm
Heatsink copper area dimension (bottom layer)	Footprint, 2 cm <sup>2</sup> or 8 cm <sup>2</sup>

Figure 35: Rthj-amb vs PCB copper area in open box free air conditions






Figure 36: Octapak thermal impedance junction ambient single pulse

**Equation: pulse calculation formula**

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where  $\delta = t_p/T$

Figure 37: Thermal fitting model for Octapak



The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

#### Thermal parameters


Area/island (cm <sup>2</sup> )	Footprint	2	8	4L
$R_1$ (°C/W)	0.2	0.2	0.2	0.2
$R_2$ (°C/W)	0.78	0.78	0.78	0.78
$R_3$ (°C/W)	1.5	1.5	1.5	1.5
$R_4$ (°C/W)	10	10	10	2.5
$R_5$ (°C/W)	28	20	12	5
$R_6$ (°C/W)	36	26	18	6
$C_1$ (W.s/°C)	0.0015	0.0015	0.0015	0.0015
$C_2$ (W.s/°C)	0.0018	0.0018	0.0018	0.0018
$C_3$ (W.s/°C)	0.15	0.15	0.15	0.15
$C_4$ (W.s/°C)	0.6	0.6	0.6	0.8
$C_5$ (W.s/°C)	0.8	1.4	2.2	3
$C_6$ (W.s/°C)	3	6	9	25

## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).  
ECOPACK® is an ST trademark.

### 7.1 Octapak package information

Figure 38: Octapak package dimensions



**Table 16: Octapak mechanical data**

<b>Symbol</b>	<b>Millimeters</b>		
	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>
A	2.20	2.30	2.40
A1	0.90	1.00	1.10
A2	0.03		0.15
b	0.38	0.45	0.52
b1			0.70
b4	5.20	5.30	5.40
c	0.45	0.50	0.60
c2	0.75	0.80	0.90
D	6.00	6.10	6.20
D1		5.15	
E	6.40	6.50	6.60
E1		5.30	
e		0.85 BSC	
e1	1.60	1.70	1.80
e2	3.30	3.40	3.50
e3	5.00	5.10	5.20
H	9.35	9.70	10.10
L	1.00		—
(L1)		2.80	
L2		0.80	
L3		0.85	
R		0.40 BSC	
V2	0°		8°

## 7.2 Octapak packing information

Figure 39: Octapack reel 13"




Table 17: Reel dimensions

Description	Value <sup>(1)</sup>
Base quantity	2500
Bulk quantity	2500
A (max)	330
B (min)	1.5
C (+0.5, -0.2)	13
D	20.2
N	100
W1 (+2/-0)	16.4
W2 (max)	22.4

**Notes:**

(1)All dimensions are in mm.

Figure 40: Octapak carrier tape






Figure 41: Octapak schematic drawing of leader and trailer tape



## 7.3 Octapak marking information

Figure 42: Octapak marking information



Engineering Samples: these samples can be clearly identified by a dedicated special symbol in the marking of each unit. These samples are intended to be used for electrical compatibility evaluation only; usage for any other purpose may be agreed only upon written authorization by ST. ST is not liable for any customer usage in production and/or in reliability qualification trials.

Commercial Samples: fully qualified parts from ST standard production with no usage restrictions.

## 8 Revision history

Table 18: Document revision history

Date	Revision	Changes
22-Jun-2015	1	Initial release.

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved