

High-Speed Precision *Difet*® OPERATIONAL AMPLIFIER

FEATURES

- WIDE BANDWIDTH: 6.5MHz
- HIGH SLEW RATE: 35V/ μ s
- LOW OFFSET: $\pm 250\mu$ V max
- LOW BIAS CURRENT: ± 1 pA max
- FAST SETTLING TIME: 1 μ s to 0.01%
- UNITY-GAIN STABLE

DESCRIPTION

The OPA602 is a precision, wide bandwidth FET operational amplifier. Monolithic *Difet* (dielectrically isolated FET) construction provides an unusual combination of high-speed and accuracy.

Its wide-bandwidth design minimizes dynamic errors. High slew rate and fast settling time allow accurate signal processing in pulse and data conversion applications. Wide bandwidth and low distortion minimize AC errors. All specifications are rated with a 1k Ω resistor in parallel with 500pF load. The OPA602 is unity-gain stable and easily drives capacitive loads up to 1500pF.


Laser-trimmed input circuitry provides offset voltage and drift performance normally associated with precision bipolar op amps. *Difet* construction achieves extremely low input bias currents (1pA max) without compromising input voltage noise.

The OPA602's unique input cascode circuitry maintains low input bias current and precise input characteristics over its full input common-mode voltage range.

Difet® Burr-Brown Corp.

APPLICATIONS

- PRECISION INSTRUMENTATION
- OPTOELECTRONICS
- SONAR, ULTRASOUND
- PROFESSIONAL AUDIO EQUIPMENT
- MEDICAL EQUIPMENT
- DATA CONVERSION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Supply Voltage	$\pm 18V_{DC}$
Internal Power Dissipation ($T_J \leq +175^\circ C$)	1000mW
Differential Input Voltage	Total V_S
Input Voltage Range	$\pm V_S$
Storage Temperature Range	
P and U Packages	$-40^\circ C$ to $+125^\circ C$
Operating Temperature Range	
P and U Packages	$-25^\circ C$ to $+85^\circ C$
Lead Temperature	
U Package, SO (3s)	$+260^\circ C$
Output Short-Circuit to Ground ($+25^\circ C$)	Continuous
Junction Temperature	$+175^\circ C$

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

PRODUCT	OFFSET VOLTAGE MAX (μV) AT $25^\circ C$	PACKAGE-LEAD	PACKAGE DESIGNATOR ⁽¹⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
OPA602AP	± 2000	DIP-8	P	$-25^\circ C$ to $+85^\circ C$	602AP	602AP	Tubes, 50
OPA602BP	± 1000	"	"	"	602BP	602BP	Tubes, 50
OPA602AU	± 3000	SO-8	D	$-25^\circ C$ to $+85^\circ C$	602AU	602AU	Tubes, 100

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.

PIN CONFIGURATIONS



ELECTRICAL CHARACTERISTICS

At $V_S = \pm 15V_{DC}$ and $T_A = +25^\circ C$, unless otherwise noted.







PARAMETER	CONDITIONS	OPA602BP			OPA602AP, AU			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
INPUT NOISE Voltage: $f_O = 10\text{Hz}$ $f_O = 100\text{Hz}$ $f_O = 1\text{kHz}$ $f_O = 10\text{kHz}$ $f_B = 10\text{Hz to } 10\text{kHz}$ $f_B = 0.1\text{Hz to } 10\text{Hz}$ Current: $f_B = 0.1\text{Hz to } 10\text{Hz}$ $f_O = 0.1\text{Hz to } 20\text{kHz}$			23			*		$nV/\sqrt{Hz}$
			19			*		$nV/\sqrt{Hz}$
			13			*		$nV/\sqrt{Hz}$
			12			*		$nV/\sqrt{Hz}$
			1.4			*		μV_{rms}
			0.95			*		μV_{p-p}
OFFSET VOLTAGE Input Offset Voltage: P Package U Package Over Specified Temperature P, U Packages Average Drift ⁽¹⁾ Supply Rejection	$T_A = T_{MIN} \text{ to } T_{MAX}$ $\pm V_S = 12V \text{ to } 18V$		0.5	1		1 1	2 3	mV mV
			± 0.75	± 1.5		± 1.5		mV
			± 3	± 5		*	± 15	$\mu V/^\circ C$
		80	100		70	*		dB
BIAS CURRENT Input Bias Current Over Specified Temperature	$V_{CM} = 0V_{DC}$		± 1 ± 20	± 2 ± 200		± 2 ± 20	± 10 ± 500	pA pA
OFFSET CURRENT Input Offset Current Over Specified Temperature	$V_{CM} = 0V_{DC}$		0.5 20	2 200		1 20	10 500	pA pA
INPUT IMPEDANCE Differential Common-Mode			$10^{13} \parallel 1$ $10^{14} \parallel 3$			*		$\Omega \parallel pF$ $\Omega \parallel pF$
INPUT VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	$V_{IN} = \pm 10V_{DC}$	± 10.2 88	$+13, -11$ 100		*	*		V dB
					75	*		
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain	$R_L \geq 1k\Omega$	88	100		75	*		dB
FREQUENCY RESPONSE Gain Bandwidth Full-Power Response Slew Rate Settling Time: 0.1% 0.01%	Gain = 100 20Vp-p, $R_L = 1k\Omega$ $V_O = \pm 10V$, $R_L = 1k\Omega$ Gain = -1, $R_L = 1k\Omega$ $C_L = 500pF$, 10V Step	4	6.5		3.5	*		MHz
			570			*		kHz
		24	35		20	*		V/ μs
			0.6			*		μs
			1.0					μs
RATED OUTPUT Voltage Output Current Output Output Resistance Load Capacitance Stability Short-Circuit Current	$R_L = 1k\Omega$ $V_O = \pm 10V_{DC}$ 1MHz, Open Loop Gain = +1	± 11.5	$+12.9, -13.8$		± 11	*		V
		± 15	± 20		*	*		mA
			80		*	*		Ω
			1500		*	*		pF
		± 30	± 50		± 25	*		mA
POWER SUPPLY Rated Voltage Voltage Range, Derated Performance Current, Quiescent Over Specified Temperature	$I_O = 0\text{mADC}$	± 5	± 15	± 18	*	*	*	V_{DC}
			3	4	*	*	*	V_{DC}
			3.5	4.5	*	*	*	mA
					*	*	*	mA
TEMPERATURE RANGE Specification Operating: P, U Packages Storage: P, U Packages θ_{JA}	Ambient Temperature	-25		+85	*		*	$^\circ C$
		-25		+85	*		*	$^\circ C$
		-40		+125	*		*	$^\circ C$
		200			*		*	$^\circ C/W$

* Same specifications as OPA602BP.

NOTE: (1) OPA602AP, AU ensured by design with a 99% confidence level.







TYPICAL CHARACTERISTICS

At $T_A = +25^\circ\text{C}$ and $V_S = \pm 15\text{V}_{\text{DC}}$, unless otherwise noted.









TYPICAL CHARACTERISTICS (Cont.)

At $T_A = +25^\circ\text{C}$ and $V_S = \pm 15\text{V}_{\text{DC}}$, unless otherwise noted.





TYPICAL CHARACTERISTICS (Cont.)

At $T_A = +25^\circ\text{C}$ and $V_S = \pm 15\text{V}_{\text{DC}}$, unless otherwise noted.



TYPICAL CHARACTERISTICS (Cont.)

At $T_A = +25^\circ\text{C}$ and $V_S = \pm 15\text{V}_{\text{DC}}$, unless otherwise noted.



APPLICATIONS INFORMATION

Unity-gain stability with good phase margin and excellent output drive characteristics bring freedom from the subtle problems associated with other high-speed amplifiers. However, as with any high-speed, wide bandwidth circuitry, careful circuit layout will ensure best performance. Make short, direct interconnections and avoid stray wiring capacitance—especially at the inverting input pin.

Power supplies should be bypassed with good high-frequency capacitors positioned close to the op amp pins. In most cases $0.1\mu\text{F}$ ceramic capacitors are adequate. Applications with heavier loads and fast transient waveforms may benefit from use of additional $1.0\mu\text{F}$ tantalum bypass capacitors.

INPUT BIAS CURRENT GUARDING

Leakage currents across printed circuit boards can easily exceed the input bias current of the OPA602. A circuit board “guard” pattern, as shown in Figure 1, is an effective solution to difficult leakage problems. This guard pattern must be repeated on all layers of a multilayer board. By surrounding critical high impedance input circuitry with a low impedance circuit connection at the same potential, leakage currents will flow harmlessly to the low-impedance node.

Input bias current may also be degraded by improper handling or cleaning. Contamination from handling parts and circuit boards may be cleaned with appropriate solvents and deionized water. Each rinsing operation should be followed by a 30-minute bake at $+85^\circ\text{C}$.






FIGURE 1. Connection of Input Guard.

APPLICATION CIRCUITS



NOTE: (1) 10kΩ to 1MΩ trim potentiometer (100kΩ recommended).

FIGURE 2. Offset Voltage Trim.



$$V_{OUT} = -V_{REF} \left(\frac{B_1}{2} + \frac{B_2}{4} + \frac{B_3}{8} + \dots + \frac{B_{12}}{4096} \right)$$

$$-10V \leq V_{REF} \leq +10V$$

$$0 \leq V_{OUT} \leq -\frac{4095}{4096} V_{REF}$$

Where: $B_N = 1$ if the B_N digital input is high.
 $B_N = 0$ if the B_N digital input is low.

FIGURE 3. Voltage Output Digital-to-Analog Converter.





FIGURE 4. Settling Time and Slew Rate Test Circuit.




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-001

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
 D. Falls within JEDEC MS-012

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA602AU	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-25 to 85	OPA 602AU	Samples
OPA602AU/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-25 to 85	OPA 602AU	Samples
OPA602AU/2K5E4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-25 to 85	OPA 602AU	Samples
OPA602AUE4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-25 to 85	OPA 602AU	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA602AU/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA602AU/2K5	SOIC	D	8	2500	356.0	356.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
OPA602AU	D	SOIC	8	75	506.6	8	3940	4.32
OPA602AUE4	D	SOIC	8	75	506.6	8	3940	4.32

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated