

HM5112805F-6, HM5113805F-6

128M EDO DRAM (16-Mword $\times$ 8-bit)
8k refresh/4k refresh

HITACHI

ADE-203-1050C (Z)
Rev. 3.0
Feb. 2, 2000

Description

The Hitachi HM5112805F, HM5113805F are 128M-bit dynamic RAMs organized as 16,777,216-word $\times$ 8-bit. They have realized high performance and low power by employing CMOS process technology. HM5112805F, HM5113805F offer Extended Data Out (EDO) Page Mode as a high speed access mode. They are packaged in 32-pin plastic TSOPII.

Features

- Single 3.3 V supply: 3.3 V $\pm$ 0.3 V
- Access time: 60 ns (max)
- Power dissipation
 - Active: 720 mW (max) (HM5112805F)
792 mW (max) (HM5113805F)
 - Standby : 3.6 mW (max) (CMOS interface)
: 1.8 mW (max) (CMOS interface) (L-version)
- EDO page mode capability
- Refresh cycles
 - $\overline{\text{RAS}}$ -only refresh
 - 8192 cycles/64 ms (HM5112805F)
 - 4096 cycles/64 ms (HM5113805F)
 - CBR/Hidden refresh
 - 4096 cycles/64 ms (HM5112805F, HM5113805F)


HM5112805F-6, HM5113805F-6

- 4 variations of refresh
 - $\overline{\text{RAS}}$ -only refresh
 - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
 - Hidden refresh
 - Self refresh (L-version)
- Battery backup operation (L-version)

Ordering Information

Type No.	Access time	Package
HM5112805FTD-6	60 ns	400-mil 32-pin plastic TSOP II (TTP-32DF)
HM5112805FLTD-6	60 ns	
HM5113805FTD-6	60 ns	
HM5113805FLTD-6	60 ns	


Pin Arrangement (HM5112805F)



Pin Description

Pin name	Function
A0 to A12	Address input — Row/Refresh address A0 to A12 — Column address A0 to A10
I/O0 to I/O7	Data input/output
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
OE	Output enable
V _{CC}	Power supply
V _{SS}	Ground
NC	No connection


Pin Arrangement (HM5113805F)




Pin Description

Pin name	Function
A0 to A11	Address input — Row/Refresh address A0 to A11 — Column address A0 to A11
I/O0 to I/O7	Data input/output
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
OE	Output enable
V _{CC}	Power supply
V _{SS}	Ground
NC	No connection

Block Diagram (HM5112805F)



Block Diagram (HM5113805F)



Operation Table

$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	I/O 0 to I/O 7	Operation
H	×	×	×	High-Z	Standby
L	L	H	L	Dout	Read cycle
L	L	L* ²	×	Din	Early write cycle
L	L	L* ²	H	Din	Delayed write cycle
L	L	H to L	L to H	Dout/Din	Read-modify-write cycle
L	H	×	×	High-Z	$\overline{\text{RAS}}$ -only refresh cycle
H to L	L	H	×	High-Z	$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle
L	L	H	H	High-Z	Read cycle (Output disabled)

Notes: 1. H: V_{IH} (inactive), L: V_{IL} (active), ×: V_{IH} or V_{IL}
2. $t_{\text{WCS}} \geq 0 \text{ ns}$: Early write cycle
 $t_{\text{WCS}} < 0 \text{ ns}$: Delayed write cycle

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Terminal voltage on any pin relative to V_{SS}	V_{T}	$-0.5 \text{ to } V_{\text{CC}} + 0.5 (\leq 4.6 \text{ V (max)})$	V
Power supply voltage relative to V_{SS}	V_{CC}	$-0.5 \text{ to } +4.6$	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_{T}	1.0	W
Storage temperature	T_{stg}	$-55 \text{ to } +125$	°C

DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	V_{CC}	3.0	3.3	3.6	V	1, 2
	V_{SS}	0	0	0	V	2
Input high voltage	V_{IH}	2.0	—	$V_{\text{CC}} + 0.3$	V	1
Input low voltage	V_{IL}	-0.3	—	0.8	V	1
Ambient temperature range	T_{a}	0	—	70	°C	

Notes: 1. All voltage referred to V_{SS} .
2. The supply voltage with all V_{CC} pins must be on the same level. The supply voltage with all V_{SS} pins must be on the same level.

DC Characteristics (HM5112805F)

		HM5112805F			
		-6			
Parameter	Symbol	Min	Max	Unit	Test conditions
Operating current* ¹ , * ²	I _{CC1}	—	200	mA	t _{RC} = min
Standby current	I _{CC2}	—	4	mA	TTL interface RAS, CAS = V _{IH} Dout = High-Z
		—	1	mA	CMOS interface RAS, CAS ≥ V _{CC} − 0.2 V Dout = High-Z
Standby current (L-version)	I _{CC2}	—	500	μA	CMOS interface RAS, CAS ≥ V _{CC} − 0.2 V Dout = High-Z
RAS-only refresh current* ²	I _{CC3}	—	200	mA	t _{RC} = min
Standby current* ¹	I _{CC5}	—	10	mA	RAS = V _{IH} , CAS = V _{IL} Dout = enable
CAS-before-RAS refresh current	I _{CC6}	—	200	mA	t _{RC} = min
EDO page mode current* ¹ , * ³	I _{CC7}	—	200	mA	RAS = V _{IL} , CAS cycle, t _{HPC} = t _{HPC} min
Battery backup current* ⁴ (Standby with CBR refresh) (L-version)	I _{CC10}	—	2.5	mA	CMOS interface Dout = High-Z CBR refresh: t _{RC} = 15.6 μs t _{RAS} ≤ 0.3 μs
Self refresh mode current (L-version)	I _{CC11}	—	1.6	mA	CMOS interface RAS, CAS ≤ 0.2 V Dout = High-Z
Input leakage current	I _{LI}	−5	5	μA	0 V ≤ Vin ≤ V _{CC} + 0.3 V
Output leakage current	I _{LO}	−5	5	μA	0 V ≤ Vout ≤ V _{CC} Dout = disable
Output high voltage	V _{OH}	2.4	V _{CC}	V	High Iout = −2 mA
Output low voltage	V _{OL}	0	0.4	V	Low Iout = 2 mA

- Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.
2. Address can be changed once or less while R_{AS} = V_{IL}.
3. Measured with one sequential address change per EDO cycle, t_{HPC}.
4. V_{IH} ≥ V_{CC} − 0.2 V, 0 V ≤ V_{IL} ≤ 0.2 V.

DC Characteristics (HM5113805F)

		HM5113805F			
		-6			
Parameter	Symbol	Min	Max	Unit	Test conditions
Operating current* ¹ , * ²	I _{CC1}	—	220	mA	t _{RC} = min
Standby current	I _{CC2}	—	4	mA	TTL interface RAS, CAS = V _{IH} Dout = High-Z
		—	1	mA	CMOS interface RAS, CAS ≥ V _{CC} − 0.2 V Dout = High-Z
Standby current (L-version)	I _{CC2}	—	500	μA	CMOS interface RAS, CAS ≥ V _{CC} − 0.2 V Dout = High-Z
RAS-only refresh current* ²	I _{CC3}	—	220	mA	t _{RC} = min
Standby current* ¹	I _{CC5}	—	10	mA	RAS = V _{IH} , CAS = V _{IL} Dout = enable
CAS-before-RAS refresh current	I _{CC6}	—	220	mA	t _{RC} = min
EDO page mode current* ¹ , * ³	I _{CC7}	—	200	mA	RAS = V _{IL} , CAS cycle, t _{HPC} = t _{HPC} min
Battery backup current* ⁴ (Standby with CBR refresh) (L-version)	I _{CC10}	—	2.5	mA	CMOS interface Dout = High-Z CBR refresh: t _{RC} = 15.6 μs t _{RAS} ≤ 0.3 μs
Self refresh mode current (L-version)	I _{CC11}	—	1.6	mA	CMOS interface RAS, CAS ≤ 0.2 V Dout = High-Z
Input leakage current	I _{LI}	−5	5	μA	0 V ≤ Vin ≤ V _{CC} + 0.3 V
Output leakage current	I _{LO}	−5	5	μA	0 V ≤ Vout ≤ V _{CC} Dout = disable
Output high voltage	V _{OH}	2.4	V _{CC}	V	High Iout = −2 mA
Output low voltage	V _{OL}	0	0.4	V	Low Iout = 2 mA

Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.

3. Measured with one sequential address change per EDO cycle, t_{HPC} .

4. $V_{IH} \geq V_{CC} - 0.2 \text{ V}$, $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$.

HM5112805F-6, HM5113805F-6

Capacitance (Ta = 25°C, V_{CC} = 3.3 V ± 0.3 V)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C _{I1}	—	7	pF	1
Input capacitance (Clocks)	C _{I2}	—	7	pF	1
Output capacitance (Data-in, Data-out)	C _{I/O}	—	8	pF	1, 2

Notes : 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{\text{RAS}}$ and $\overline{\text{CAS}} = V_{\text{IH}}$ to disable Dout.

AC Characteristics ($T_a = 0$ to $+70^{\circ}\text{C}$, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = 0\text{ V}$) *1, *2, *19**Test Conditions**

- Input rise and fall time: 2 ns
- Input pulse levels: $V_{IL} = 0\text{ V}$, $V_{IH} = 3.0\text{ V}$
- Input timing reference levels: 0.8 V, 2.0 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate + C_L (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

HM5112805F/HM5113805F					
-6					
Parameter	Symbol	Min	Max	Unit	Notes
Random read or write cycle time	t_{RC}	104	—	ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	40	—	ns	
$\overline{\text{CAS}}$ precharge time	t_{CP}	10	—	ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	60	10000	ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	10	10000	ns	
Row address setup time	t_{ASR}	0	—	ns	
Row address hold time	t_{RAH}	10	—	ns	
Column address setup time	t_{ASC}	0	—	ns	
Column address hold time	t_{CAH}	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	14	45	ns	3
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	12	30	ns	4
$\overline{\text{RAS}}$ hold time	t_{RSH}	15	—	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	40	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	5	—	ns	
$\overline{\text{OE}}$ to Din delay time	t_{OED}	15	—	ns	5
$\overline{\text{OE}}$ delay time from Din	t_{DZO}	0	—	ns	6
$\overline{\text{CAS}}$ delay time from Din	t_{DZC}	0	—	ns	6
Transition time (rise and fall)	t_T	2	50	ns	7

Read Cycle

HM5112805F/HM5113805F					
-6					
Parameter	Symbol	Min	Max	Unit	Notes
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	60	ns	8, 9
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	15	ns	9, 10, 17
Access time from address	t_{AA}	—	30	ns	9, 11, 17
Access time from $\overline{\text{OE}}$	t_{OEA}	—	15	ns	9
Read command setup time	t_{RCS}	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	t_{RCH}	0	—	ns	12
Read command hold time from $\overline{\text{RAS}}$	t_{RCHR}	60	—	ns	
Read command hold time to $\overline{\text{RAS}}$	t_{RRH}	0	—	ns	12
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	30	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	t_{CAL}	18	—	ns	
$\overline{\text{CAS}}$ to output in low-Z	t_{CLZ}	0	—	ns	
Output data hold time	t_{OH}	3	—	ns	21
Output data hold time from $\overline{\text{OE}}$	t_{OHO}	3	—	ns	
Output buffer turn-off time	t_{OFF}	—	15	ns	13, 21
Output buffer turn-off to $\overline{\text{OE}}$	t_{OEZ}	—	15	ns	13
$\overline{\text{CAS}}$ to Din delay time	t_{CDD}	15	—	ns	5
Output data hold time from $\overline{\text{RAS}}$	t_{OHR}	3	—	ns	21
Output buffer turn-off to $\overline{\text{RAS}}$	t_{OFR}	—	15	ns	13, 21
Output buffer turn-off to $\overline{\text{WE}}$	t_{WEZ}	—	15	ns	13
$\overline{\text{WE}}$ to Din delay time	t_{WED}	15	—	ns	
$\overline{\text{RAS}}$ to Din delay time	t_{RDD}	15	—	ns	

Write Cycle

HM5112805F/HM5113805F

-6

Parameter	Symbol	Min	Max	Unit	Notes
Write command setup time	t_{WCS}	0	—	ns	14
Write command hold time	t_{WCH}	10	—	ns	
Write command pulse width	t_{WP}	10	—	ns	
Write command to $\overline{RAS}$ lead time	t_{RWL}	15	—	ns	
Write command to $\overline{CAS}$ lead time	t_{CWL}	10	—	ns	
Data-in setup time	t_{DS}	0	—	ns	15
Data-in hold time	t_{DH}	10	—	ns	15

Read-Modify-Write Cycle

HM5112805F/HM5113805F

-6

Parameter	Symbol	Min	Max	Unit	Notes
Read-modify-write cycle time	t_{RWC}	140	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	t_{RWD}	79	—	ns	14
$\overline{CAS}$ to $\overline{WE}$ delay time	t_{CWD}	34	—	ns	14
Column address to $\overline{WE}$ delay time	t_{AWD}	49	—	ns	14
$\overline{OE}$ hold time from $\overline{WE}$	t_{OEh}	15	—	ns	

Refresh Cycle

HM5112805F/HM5113805F

-6

Parameter	Symbol	Min	Max	Unit	Notes
$\overline{CAS}$ setup time (CBR refresh cycle)	t_{CSR}	5	—	ns	
$\overline{CAS}$ hold time (CBR refresh cycle)	t_{CHR}	10	—	ns	
$\overline{WE}$ setup time (CBR refresh cycle)	t_{WRP}	0	—	ns	
$\overline{WE}$ hold time (CBR refresh cycle)	t_{WRH}	10	—	ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	t_{RPC}	5	—	ns	

HM5112805F-6, HM5113805F-6

EDO Page Mode Cycle

HM5112805F/HM5113805F					
-6					
Parameter	Symbol	Min	Max	Unit	Notes
EDO page mode cycle time	t _{HPC}	25	—	ns	20
EDO page mode RAS pulse width	t _{RASP}	—	100000	ns	16
Access time from CAS precharge	t _{CPA}	—	35	ns	9, 17
RAS hold time from CAS precharge	t _{CPRH}	35	—	ns	
Output data hold time from CAS low	t _{DOH}	3	—	ns	9, 22
CAS hold time referred OE	t _{COL}	10	—	ns	
CAS to OE setup time	t _{COP}	5	—	ns	
Read command hold time from CAS precharge	t _{RCHC}	35	—	ns	
Write pulse width during CAS precharge	t _{WPE}	10	—	ns	
OE precharge time	t _{OEP}	10	—	ns	

EDO Page Mode Read-Modify-Write Cycle

HM5112805F/HM5113805F					
-6					
Parameter	Symbol	Min	Max	Unit	Notes
EDO page mode read-modify-write cycle time	t _{HPRWC}	68	—	ns	
WE delay time from CAS precharge	t _{CPW}	54	—	ns	14

Refresh(HM5112805F)

Parameter	Symbol	Max	Unit	Notes
Refresh period	t _{REF}	64	ms	8192 cycles
Refresh period (L-version)	t _{REF}	64	ms	8192 cycles

Refresh(HM5113805F)

Parameter	Symbol	Max	Unit	Notes
Refresh period	t _{REF}	64	ms	4096 cycles
Refresh period (L-version)	t _{REF}	64	ms	4096 cycles

Self Refresh Mode (L-version)


		HM5112805FL/HM5113805FL			
		-6			
Parameter	Symbol	Min	Max	Unit	Notes
$\overline{\text{RAS}}$ pulse width (self refresh)	t_{RASS}	100	—	μs	25
$\overline{\text{RAS}}$ precharge time (self refresh)	t_{RPS}	110	—	ns	25
$\overline{\text{CAS}}$ hold time (self refresh)	t_{CHS}	−50	—	ns	

Notes: 1. AC measurements assume $t_f = 2 \text{ ns}$.


2. An initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ -only refresh or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh).
3. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then the access time is controlled exclusively by t_{CAC} .
4. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
5. Either t_{OED} or t_{CDD} must be satisfied.
6. Either t_{DZO} or t_{DZC} must be satisfied.
7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
8. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}$ (max) and $t_{\text{RAD}} \leq t_{\text{RAD}}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
9. Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
10. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}$ (max) and $t_{\text{RCD}} + t_{\text{CAC}}$ (max) $\geq t_{\text{RAD}} + t_{\text{AA}}$ (max).
11. Assumes that $t_{\text{RAD}} \geq t_{\text{RAD}}$ (max) and $t_{\text{RCD}} + t_{\text{CAC}}$ (max) $\leq t_{\text{RAD}} + t_{\text{AA}}$ (max).
12. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
13. t_{OFF} (max), t_{OEZ} (max), t_{WEZ} (max) and t_{OFFR} (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
14. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{\text{WCS}} \geq t_{\text{WCS}}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{\text{RWD}} \geq t_{\text{RWD}}$ (min), $t_{\text{CWD}} \geq t_{\text{CWD}}$ (min), and $t_{\text{AWD}} \geq t_{\text{AWD}}$ (min), or $t_{\text{CWD}} \geq t_{\text{CWD}}$ (min), $t_{\text{AWD}} \geq t_{\text{AWD}}$ (min) and $t_{\text{CPW}} \geq t_{\text{CPW}}$ (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
15. t_{DS} and t_{DH} are referred to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in delayed write or read-modify-write cycles.
16. t_{RASp} defines $\overline{\text{RAS}}$ pulse width in EDO page mode cycles.
17. Access time is determined by the longest among t_{AA} , t_{CAC} and t_{CPA} .
18. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
19. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large $V_{\text{CC}}/V_{\text{SS}}$ line noise, which causes to degrade V_{IH} min/ V_{IL} max level.

20. t_{HPC} (min) can be achieved during a series of EDO page mode write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode RAS cycle (EDO page mode mix cycle (1), (2)), minimum value of $\overline{\text{CAS}}$ cycle ($t_{\text{CAS}} + t_{\text{CP}} + 2 t_{\text{T}}$) becomes greater than the specified t_{HPC} (min) value. The value of $\overline{\text{CAS}}$ cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).
21. Data output turns off and becomes high impedance from later rising edge of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. Hold time and turn off time are specified by the timing specifications of later rising edge of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ between t_{OHR} and t_{OH} and between t_{OFR} and t_{OFF} .
22. t_{DOH} defines the time at which the output level go cross. $V_{\text{OL}} = 0.8 \text{ V}$, $V_{\text{OH}} = 2.0 \text{ V}$ of output timing reference level.
23. Before and after self refresh mode, execute CBR refresh to all refresh addresses in or within 64 ms period on the condition a and b below.
 - a. Enter self refresh mode within 15.6 μs after either burst refresh or distributed refresh at equal interval to all refresh addresses are completed.
 - b. Start burst refresh or distributed refresh at equal interval to all refresh addresses within 15.6 μs after exiting from self refresh mode.
24. In case of entering from $\overline{\text{RAS}}$ -only-refresh, it is necessary to execute CBR refresh before and after self refresh mode according as note 23.
25. At $t_{\text{RASS}} > 100 \mu\text{s}$, self refresh mode is activated, and not activated at $t_{\text{RASS}} < 10 \mu\text{s}$. It is undefined within the range of $10 \mu\text{s} \leq t_{\text{RASS}} \leq 100 \mu\text{s}$. For $t_{\text{RASS}} \geq 10 \mu\text{s}$, it is necessary to satisfy t_{RPS} .
26. XXX: H or L (H: $V_{\text{IH}} (\text{min}) \leq V_{\text{IN}} \leq V_{\text{IH}} (\text{max})$, L: $V_{\text{IL}} (\text{min}) \leq V_{\text{IN}} \leq V_{\text{IL}} (\text{max})$)
/////: Invalid Dout
When the address, clock and input pins are not described on timing waveforms, their pins must be applied V_{IH} or V_{IL} .


Early Write Cycle




Delayed Write Cycle*18




Read-Modify-Write Cycle*¹⁸




RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle




Hidden Refresh Cycle




EDO Page Mode Read Cycle (2)




EDO Page Mode Early Write Cycle




EDO Page Mode Delayed Write Cycle*18











Self Refresh Cycle (L-version)* 23, 24, 25



Package Dimensions

HM5112805FTD/FLTD
HM5113805FTD/FLTD (TTP-32DF)

Unit: mm



*Dimension including the plating thickness
Base material dimension

Hitachi Code	TTP-32DF
JEDEC	—
EIAJ	—
Weight (reference value)	0.54 g

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL	NorthAmerica	:	http://semiconductor.hitachi.com/
	Europe	:	http://www.hitachi-eu.com/hel/ecg
	Asia (Singapore)	:	http://www.has.hitachi.com.sg/grp3/sicd/index.htm
	Asia (Taiwan)	:	http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
	Asia (HongKong)	:	http://www.hitachi.com.hk/eng/bo/grp3/index.htm
	Japan	:	http://www.hitachi.co.jp/Sicd/index.htm

For further information write to:

Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive,
San Jose, CA 95134
Tel: <1> (408) 433-1990
Fax: <1> (408) 433-0223

Hitachi Europe GmbH
Electronic components Group
Dornacher Straße 3
D-85622 Feldkirchen, Munich
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533

Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building, No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	May. 19, 1999	Initial issue	M. Kawamura	M. Mishima
1.0	Nov. 8, 1999	Deletion of Preliminary	M. Kawamura	Y. Kasama
2.0	Dec. 6, 1999	DC Characteristics I_{CC10} (L-version) max: 2/2 mA to 2.5/2.5 mA	M. Kawamura	Y. Kasama
3.0	Feb. 2, 2000	Change of datasheet title: HM5112805F Series, HM5113805F Series to HM5112805F-6, HM5113805F-6		