Features

- 80C52 Compatible
 - 8051 Pin and Instruction Compatible
 - Four 8-bit I/O Ports
 - Three 16-bit timer/counters
 - 256 Bytes Scratch Pad RAM
 - 10 Interrupt Sources with 4 Priority Levels
 - Dual Data Pointer
- Variable Length MOVX for slow RAM/Peripherals
- ISP (In-System Programming) using Standard V_{CC} Power Supply
- Boot ROM Contains Low Level FLASH Programming Routines and a Default Serial Loader
- High-Speed Architecture
 - 40 MHz in Standard Mode
 - 20 MHz in X2 Mode (6 clocks/machine cycle)
- 16K/32K Bytes on-chip FLASH Program/Data Memory
 - Byte and Page (128 Bytes) Erase and Write
 - 10k Write Cycles
- On-chip 1024 Bytes Expanded RAM (XRAM)

 Software Selectable Size (0, 256, 512, 768, 1024 bytes)
 256 Bytes Selected at Reset for TS87C51RB2/RC2 Compatibility
- Keyboard Interrupt Interface on port P1
- SPI Interface (Master / Slave Mode)
- 8-bit Clock Prescaler
- Improved X2 Mode with Independent Selection for CPU and each Peripheral
- Programmable Counter Array 5 Channels with:
 - High Speed Output
 - Compare / Capture
 - Pulse Width Modulator
 - Watchdog Timer Capabilities
- Asynchronous Port Reset
- Full Duplex Enhanced UART
- Dedicated Baud Rate Generator for UART
- Low EMI (Inhibit ALE)
- Hardware Watchdog Timer (One-time enabled with Reset-Out)
- Power Control Modes:
 - Idle Mode
 - Power-down mode
 - Power-off Flag
- Power supply: 4.5 to 5.5V or 2.7 to 3.6V
- Temperature ranges: Commercial (0 to +70°C) and Industrial (-40°C to +85°C)
- Packages: PDIL40, PLCC44, VQFP44

Description

T89C51RB2/RC2 is a high-performance FLASH version of the 80C51 8-bit microcontrollers. It contains a 16K or 32K byte Flash memory block for program and data.

The Flash memory can be programmed either in parallel mode or in serial mode with the ISP capability or with software. The programming voltage is internally generated from the standard V_{CC} pin.

The T89C51RB2/RC2 retains all features of the 80C52 with 256 bytes of internal RAM, a 7-source 4-level interrupt controller and three timer/counters.

In addition, the T89C51RB2/RC2 has a Programmable Counter Array, an XRAM of 1024 bytes, a Hardware Watchdog Timer, a Keyboard Interface, an SPI Interface,





8-bit Microcontroller with 16K/ 32K byte Flash

T89C51RB2 T89C51RC2

Preliminary



a more versatile serial channel that facilitates multiprocessor communication (EUART) and a speed improvement mechanism (X2 mode).

Pinout is the standard 40/44 pins of the C52.

The fully static design reduces system power consumption of the T89C51RB2/RC2 by allowing it to bring the clock frequency down to any value, even DC, without loss of data.

The T89C51RB2/RC2 has 2 software-selectable modes of reduced activity and 8-bit clock prescaler for further reduction in power consumption. In Idle mode, the CPU is frozen while the peripherals and the interrupt system are still operating. In power-down mode, the RAM is saved and all other functions are inoperative.

The added features of the T89C51RB2/RC2 make it more powerful for applications that need pulse width modulation, high speed I/O and counting capabilities such as alarms, motor control, corded phones, and smart card readers.

Table 1. Memory Size

Part Number	Flash (bytes)	XRAM (bytes)	TOTAL RAM (bytes)	I/O
T89C51RB2	16K	1024	1280	32
T89C51RC2	32K	1024	1280	32

Block Diagram





Figure 1. Block Diagram



SFR Mapping

The Special Function Registers (SFRs) of the T89C51RB2/RC2 fall into the following categories:

- C51 core registers: ACC, B, DPH, DPL, PSW, SP
- I/O port registers: P0, P1, P2, P3
- Timer registers: T2CON, T2MOD, TCON, TH0, TH1, TH2, TMOD, TL0, TL1, TL2, RCAP2L, RCAP2H
- Serial I/O port registers: SADDR, SADEN, SBUF, SCON
- PCA (Programmable Counter Array) registers: CCON, CCAPMx, CL, CH, CCAPxH, CCAPxL (x: 0 to 4)
- Power and clock control registers: PCON
- Hardware Watchdog Timer registers: WDTRST, WDTPRG
- Interrupt system registers: IE0, IPL0, IPH0, IE1, IPL1, IPH1
- Keyboard Interface registers: KBE, KBF, KBLS
- SPI registers: SPCON, SPSTR, SPDAT
- BRG (Baud Rate Generator) registers: BRL, BDRCON
- Flash register: FCON
- Clock Prescaler register: CKRL
- Others: AUXR, AUXR1, CKCON0, CKCON1





The table below shows all SFRs with their address and their reset value.

Table 2. SFR Mapping

	Bit addressable				Non Bit addre	ssable			
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
F8h		CH 0000 0000	CCAP0H XXXX	CCAP1H XXXX	CCAPL2H XXXX	CCAPL3H XXXX	CCAPL4H XXXX		FFh
F0h	B 0000 0000								F7h
E8h		CL 0000 0000	CCAP0L XXXX XXXX	CCAP1L XXXX XXXX	CCAPL2L XXXX XXXX	CCAPL3L XXXX XXXX	CCAPL4L XXXX XXXX		EFh
E0h	ACC 0000 0000								E7h
D8h	CCON 00X0 0000	CMOD 00XX X000	CCAPM0 X000 0000	CCAPM1 X000 0000	CCAPM2 X000 0000	CCAPM3 X000 0000	CCAPM4 X000 0000		DFh
D0h	PSW 0000 0000	FCON ^(a) XXXX 0000							D7h
C8h	T2CON 0000 0000	T2MOD XXXX XX00	RCAP2L 0000 0000	RCAP2H 0000 0000	TL2 0000 0000	TH2 0000 0000			CFh
C0h				SPCON 0001 0100	SPSTA 0000 0000	SPDAT XXXX XXXX			C7h
B8h	IPL0 X000 000	SADEN 0000 0000							BFh
B0h	P3 1111 1111	IE1 XXXXX 000	IPL1 XXXXX000	IPH1 XXXX X111				IPH0 X000 0000	B7h
A8h	IE0 0000 0000	SADDR 0000 0000						CKCON1 XXXX XXX0	AFh
A0h	P2 1111 1111		AUXR1 XXXXX0X0				WDTRST XXXX XXXX	WDTPRG XXXX X000	A7h
98h	SCON 0000 0000	SBUF XXXX XXXX	BRL 0000 0000	BDRCON XXX0 0000	KBLS 0000 0000	KBE 0000 0000	KBF 0000 0000		9Fh
90h	P1 1111 1111							CKRL 1111 1111	97h
88h	TCON 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000	AUXR XX0X 0000	CKCON0 0000 0000	8Fh
80h	P0 1111 1111	SP 0000 0111	DPL 0000 0000	DPH 0000 0000				PCON 00X1 0000	87h
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	


a. FCON access is reserved for the FLASH API and ISP software

Note: Reserved

Pin Configurations

Figure 2. Pin Configurations

P1.0/T2 [1 P1.1/T2EX/SS [2 P1.2/ECI [3 P1.3CEX0 [4 P1.4/CEX1 [5 P1.5/CEX2/MISO [6 P1.6/CEX3/SCK [7 P1.7CEX4/MOSI [8 RST [9 P3.0/RxD [10 P3.1/TxD [11 P3.2/INT0 [12 P3.3/INT1 [13 P3.4/T0 [14 P3.5/T1 [15 P3.6/WR [16 P3.7/RD [17 XTAL2 [18 XTAL1 [19 VSS [20	40 VCC 39 P0.0/AD0 38 P0.1/AD1 37 P0.2/AD2 36 P0.3/AD3 35 P0.4/AD4 34 P0.5/AD5 33 P0.6/AD6 32 P0.7/AD7 31 EA 30 ALE/PROG 29 PSEN 28 P2.7/A15 27 P2.6/A14 26 P2.5/A13 25 P2.4/A12 24 P2.3/A11 23 P2.2/A10 22 P2.1/A9 21 P2.0/A8	P1.5/CEX2/MISO P1.6/CEX2/MISO P1.6/CEX3/SCK P1.7/CEx4/MOSI P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RxD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC* P3.0/RXD NIC*
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



*NIC: No Internal Connection



AIMEL

Table 3. Pin Description for 40 - 44 Pin Packages

	Pin Num	ber			
Mnemonic	DIL	LCC	VQFP44 1.4	Туре	Name and Function
V _{SS}	20	22	16	I	Ground: 0V reference
V _{CC}	40	44	38	I	Power Supply : This is the power supply voltage for normal, idle and power - down operation
P0.0 - P0.7	39 - 32	43 - 36	37 - 30	I/O	Port 0 : Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high impedance inputs. Port 0 must be polarized to V_{CC} or V_{SS} in order to prevent any parasitic current consumption. Port 0 is also the multiplexed low - order address and data bus during access to external program and data memory. In this application, it uses strong internal pull - up when emitting 1s. Port 0 also inputs the code bytes during FLASH programming. External pull - ups are required during program verification during which P0 outputs the code bytes.
P1.0 - P1.7	1 - 8	2 - 9	40 - 44 1 - 3	I/O	Port 1 : Port 1 is an 8 - bit bidirectional I/O port with internal pull - ups. Port 1 pins that have 1s written to them are pulled high by the internal pull - ups and can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current because of the internal pull - ups. Port 1 also receives the low - order address byte during memory programming and verification. Alternate functions for T89C51RB2/RC2 Port 1 include:
	1	2	40	I/O	P1.0: Input / Output
				I/O	T2 (P1.0): Timer/Counter 2 external count input/Clockout
	2	3	41	I/O	P1.1: Input / Output
				I	T2EX: Timer/Counter 2 Reload/Capture/Direction Control
				I	SS: SPI Slave Select
	3	4	42	I/O	P1.2: Input / Output
				I	ECI: External Clock for the PCA
	4	5	43	I/O	P1.3: Input / Output
				I/O	CEX0: Capture/Compare External I/O for PCA module 0
	5	6	44	I/O	P1.4: Input / Output
				I/O	CEX1: Capture/Compare External I/O for PCA module 1
	6	7	1	I/O	P1.5: Input / Output
				I/O	CEX2: Capture/Compare External I/O for PCA module 2
				I/O	MISO: SPI Master Input Slave Output line
					When SPI is in master mode, MISO receives data from the slave peripheral. When SPI is in slave mode, MISO outputs data to the master controller.
	7	8	2	I/O	P1.6: Input / Output
				I/O	CEX3: Capture/Compare External I/O for PCA module 3
				I/O	SCK: SPI Serial Clock
					SCK outputs clock to the slave peripheral
	8	9	3	I/O	P1.7: Input / Output:

T89C51RB2/RC2

6

Table 3. Pin Description for 40 - 44 Pin Packages (Continued)

	Pin Num	ber						
Mnemonic	DIL	LCC	VQFP44 1.4	Туре	Name and Function			
				I/O	CEX4: Capture/Compare External I/O for PCA module 4			
P1.0 - P1.7				I/O	MOSI: SPI Master Output Slave Input line			
					When SPI is in master mode, MOSI outputs data to the slave peripheral. When SPI is in slave mode, MOSI receives data from the master controller.			
XTAL1	19	21	15	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.			
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier			
P2.0 - P2.7	21 - 28	24 - 31	18 - 25	1/0	Port 2 : Port 2 is an 8 - bit bidirectional I/O port with internal pull - ups. Port 2 pins that have 1s written to them are pulled high by the internal pull - ups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current because of the internal pull - ups. Port 2 emits the high - order address byte during fetches from external program memory and during accesses to external data memory that use 16 - bit addresses (MOVX @DPTR). In this application, it uses strong internal pull - ups emitting 1s. During accesses to external data memory 2 pins receive the high order address bits during EPROM programming and verification: P2.0 to P2.5 for 16 KB devices			
P3.0 - P3.7	10 - 17	11, 13 - 19	5, 7 - 13	I/O	Port 3: Port 3 is an 8 - bit bidirectional I/O port with internal pull - ups. Port 3 pins that have 1s written to them are pulled high by the internal pull - ups and can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current because of the internal pull - ups. Port 3 also serves the special features of the 80C51 family, as listed below.			
	10	11	5	I	RXD (P3.0): Serial input port			
	11	13	7	0	TXD (P3.1): Serial output port			
	12	14	8	I	INT0 (P3.2): External interrupt 0			
	13	15	9	I	INT1 (P3.3): External interrupt 1			
	14	16	10	I	T0 (P3.4): Timer 0 external input			
	15	17	11	I	T1 (P3.5): Timer 1 external input			
	16	18	12	0	WR (P3.6): External data memory write strobe			
	17	19	13	0	RD (P3.7): External data memory read strobe			
RST	9	10	4	I/O	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power - on reset using only an external capacitor to V_{CC} . This pin is an output when the hardware watchdog forces a system reset.			
ALE/PROG	30	33	27	O (I)	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 (1/3 in X2 mode) the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during Flash programming. ALE can be disabled by setting SFR's AUXR. 0 bit. With this bit set, ALE will be inactive during internal fetches.			





Table 3. Pin Description for 40 - 44 Pin Packages (Continued)

	Pin Nun	nber						
Mnemonic	DIL	LCC	VQFP44 1.4	Туре	Name and Function			
PSEN	29	32	26	0	Program Strobe ENable: The read strobe to external program memory. When executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.			
EA	31	35	29	I	External Access Enable: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to FFFFH (RD). If security level 1 is programmed, EA will be internally latched on Reset.			

Oscillator

In order to optimize the power consumption and execution time needed for a specific task, an internal, prescaler feature has been implemented between oscillator and the CPU and peripherals.

Registers

Table 4. CKRL Register

CKRL - Clock Reload Register (97h)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Numb	er Mn	emonic	Description				
7:0		CKRI	Clock Reload Prescaler valu	-			

Reset Value = 1111 1111b Not bit addressable

Table 5. PCON Register

PCON - Power Control Register (87h)

7	6		5	4	3	2	1	0		
SMOD1	SMO	D0	-	POF	GF1	GF0	PD	IDL		
Bit Numb	er	Bit M	nemonic	Description						
7		S	MOD1	Serial port Mode bit 1 Set to select double baud rate in mode 1, 2 or 3.						
6		SMOD0		Serial port Mode bit 0 Cleared to select SM0 bit in SCON register. Set to select FE bit in SCON register.						
5			-	Reserved The value read	d from this bit i	s indetermina	te. Do not set	this bit.		
4			POF	Power-Off Flag Cleared to recognize next reset type. Set by hardware when VCC rises from 0 to its nominal voltage. Can also be set by software.						
3			GF1	General Purp Cleared by sof Set by softwar	tware for gene		•			
2			GF0	General Purpose Flag Cleared by software for general purpose usage. Set by software for general purpose usage.						
1			PD	Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.						
0			IDL	Idle mode bit Cleared by hardware when interrupt or reset occurs. Set to enter idle mode.						


Reset Value = 00X1 0000b Not bit addressable





Functional Block Diagram

Figure 3. Functional Oscillator Block Diagram



Prescaler Divider

- A hardware RESET puts the prescaler divider in the following state:
 - CKRL = FFh: F_{CLK CPU} = F_{CLK PERIPH} = F_{OSC}/2 (Standard C51 feature)
- Any value between FFh down to 00h can be written by software into CKRL register in order to divide frequency of the selected oscillator:
 - CKRL = 00h: minimum frequency $F_{CLK CPU} = F_{CLK PERIPH} = F_{OSC}/1020$ (Standard Mode) $F_{CLK CPU} = F_{CLK PERIPH} = F_{OSC}/510$ (X2 Mode)
 - CKRL = FFh: maximum frequency $F_{CLK CPU} = F_{CLK PERIPH} = F_{OSC}/2$ (Standard Mode) $F_{CLK CPU} = F_{CLK PERIPH} = F_{OSC}$ (X2 Mode)

 $\rm F_{CLK\,CPU}$ and $\rm F_{CLK\,PERIPH}$

In X2 Mode:

$$F_{CPU} = F_{CLKPERIPH} = \frac{F_{OSC}}{2 \times (255 - CKRL)}$$

In X1 Mode:

$$F_{CPU} = F_{CLKPERIPH} = \frac{F_{OSC}}{4 \times (255 - CKRL)}$$

Enhanced Features

In comparison to the original 80C52, the T89C51RB2/RC2 implements some new features, which are:

- the X2 option
- the Dual Data Pointer
- the extended RAM
- the Programmable Counter Array (PCA)
- the Hardware Watchdog
- the SPI interface
- the 4-level interrupt priority system
- the power-off flag
- the ONCE mode
- the ALE disabling

•

some enhanced features are also located in the UART and the timer 2

X2 Feature

Description

The T89C51RB2/RC2 core needs only 6 clock periods per machine cycle. This feature called 'X2' provides the following advantages:

- Divide frequency crystals by 2 (cheaper crystals) while keeping same CPU power.
- Save power consumption while keeping same CPU power (oscillator power saving).
- Save power consumption by dividing dynamically the operating frequency by 2 in operating and idle modes.
- Increase CPU power by 2 while keeping same crystal frequency.

In order to keep the original C51 compatibility, a divider by 2 is inserted between the XTAL1 signal and the main clock input of the core (phase generator). This divider may be disabled by software.

The clock for the whole circuit and peripherals is first divided by two before being used by the CPU core and the peripherals.

This allows any cyclic ratio to be accepted on XTAL1 input. In X2 mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%.

Figure 4 shows the clock generation block diagram. X2 bit is validated on the rising edge of the XTAL1÷2 to avoid glitches when switching from X2 to STD mode. Figure 5 shows the switching mode waveforms.

Figure 4. Clock Generation Diagram









Figure 5. Mode Switching Waveforms



The X2 bit in the CKCON0 register (see Table 6) allows a switch from 12 clock periods per instruction to 6 clock periods and vice versa. At reset, the speed is set according to X2 bit of Hardware Security Byte (HSB). By default, Standard mode is active. Setting the X2 bit activates the X2 feature (X2 mode).

The T0X2, T1X2, T2X2, UartX2, PcaX2, and WdX2 bits in the CKCON0 register (See Table 6.) and SPIX2 bit in the CKCON1 register (see Table 7) allows a switch from standard peripheral speed (12 clock periods per peripheral clock cycle) to fast peripheral speed (6 clock periods per peripheral clock cycle). These bits are active only in X2 mode.

Table 6. CKCON0 Register

CKCON0 - Clock Control Register (8Fh)

7	6	5	4	3	2	1	0	
-	WDX2	PCAX2	SIX2	T2X2	T1X2	T0X2	X2	
Bit Number	Bit Mnemonic	Description						
7	Reserved							
6	WDX2	has no effect Cleared to se	bit is validate). elect 6 clock p	d when the CP periods per per ods per periph	ipheral clock	cycle.	s low, this bit	
5	PCAX2	bit has no eff	bit is validate ect). lect 6 clock p	d when the CF eriods per peri			-	
4	SIX2	(This control bit has no eff	bit is validate ect). lect 6 clock p	Mode 0 and 2 d when the CF eriods per peri ck cycle.	PU clock X2 is		-	
3	T2X2	bit has no eff Cleared to se	bit is validate ect). elect 6 clock p	d when the CF periods per per ods per periph	ipheral clock	cycle.	is low, this	
2	T1X2	bit has no eff	bit is validate ect). lect 6 clock p	d when the CF eriods per peri ck cycle.				
1	T0X2	(This control bit has no eff Cleared to se	Timer0 Clock (This control bit is validated when the CPU clock X2 is set; when X2 is low, this bit has no effect). Cleared to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.					
0	X2	all the periphe to enable the	erals. Set to s individual pe	periods per m elect 6clock po ripherals'X2' b vare Security F	eriods per mae its. Programn	chine cycle (X ned by hardwa	2 mode) and are after	

Reset Value = 0000 000'HSB. X2'b (See Table 70 "Hardware Security Byte") Not bit addressable





Table 7. CKCON1 Register

CKCON1 - Clock Control Register (AFh)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	SPIX2
Bit Number	Bit Mnemonic	Description					
7	-	Reserved					
6	-	Reserved					
5	-	Reserved					
4	-	Reserved					
3	-	Reserved					
2	-	Reserved					
1	-	Reserved					
0	SPIX2	this bit has no Clear to selec	o effect). ct 6 clock peri	dated when th ods per periph ods per periph	neral clock cyc	cle.	n X2 is low,

Reset Value = XXXX XXX0b Not bit addressable

Dual Data Pointer Register DPTR

The additional data pointer can be used to speed up code execution and reduce code size.

The dual DPTR structure is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1.0 (see Table 8) that allows the program code to switch between them (Refer to Figure 6).

Figure 6. Use of Dual Pointer








Table 8. AUXR1 register

AUXR1- Auxiliary Register 1(0A2h)

7	6	5	4	3	2	1	0	
-	-	ENBOOT	-	GF3	0	-	DPS	
Bit Number	Bit Mnemonic	Description						
7	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not se	et this bit.		
6	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not se	et this bit.		
5	ENBOOT	Enable Boot Cleared to dis Set to map th	sable boot RC	DM. between F800	h - 0FFFFh.			
4	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not se	et this bit.		
3	GF3	This bit is a	general purp	oose user flag]. *			
2	0	Always clear	ed.					
1	-	Reserved The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.					
0	DPS	Data Pointer Cleared to se Set to select	elect DPTR0.					

Reset Value: XXXX XX0X0b

Not bit addressable

Note: *Bit 2 stuck at 0; this allows to use INC AUXR1 to toggle DPS without changing GF3.

ASSEMBLY LANGUAGE

- ; Block move using dual data pointers
- ; Modifies DPTR0, DPTR1, A and PSW
- ; note: DPS exits opposite of entry state
- ; unless an extra INC AUXR1 is added

00A2 AUXR1 EQU 0A2H

0000 909000MOV DPTR,#SOURCE ; address of SOURCE 0003 05A2 INC AUXR1 ; switch data pointers 0005 90A000 MOV DPTR,#DEST ; address of DEST 0008 LOOP: 0008 05A2 INC AUXR1 ; switch data pointers 000A E0 MOVX A, @DPTR ; get a byte from SOURCE 000B A3 INC DPTR ; increment SOURCE address 000C 05A2 INC AUXR1 ; switch data pointers 000E F0 MOVX @DPTR,A ; write the byte to DEST 000F A3 INC DPTR ; increment DEST address 0010 70F6JNZ LOOP ; check for 0 terminator 0012 05A2 INC AUXR1 ; (optional) restore DPS INC is a short (2 bytes) and fast (12 clocks) way to manipulate the DPS bit in the AUXR1 SFR. However, note that the INC instruction does not directly force the DPS bit to a particular state, but simply toggles it. In simple routines, such as the block move example, only the fact that DPS is toggled in the proper sequence matters, not its actual value. In other words, the block move routine works the same whether DPS is '0' or '1' on entry. Observe that without the last instruction (INC AUXR1), the routine will exit with DPS in the opposite state.





Expanded RAM (XRAM)

The T89C51RB2/RC2 provides additional Bytes of random access memory (RAM) space for increased data parameter handling and high level language usage.

T89C51RB2/RC2 devices have expanded RAM in external data space; maximum size and location are described in Table 9.

Table 9.	Expanded RAM
----------	--------------

		Address		
Part Number	XRAM size	Start	End	
T89C51RB2/RC2	1024	00h	3FFh	


The T89C51RB2/RC2 has internal data memory that is mapped into four separate segments.

The four segments are:

- 1. The Lower 128 bytes of RAM (addresses 00h to 7Fh) are directly and indirectly addressable.
- 2. The Upper 128 bytes of RAM (addresses 80h to FFh) are indirectly addressable only.
- 3. The Special Function Registers, SFRs, (addresses 80h to FFh) are directly addressable only.
- 4. The expanded RAM bytes are indirectly accessed by MOVX instructions, and with the EXTRAM bit cleared in the AUXR register (see Table 9).

The lower 128 bytes can be accessed by either direct or indirect addressing. The Upper 128 bytes can be accessed by indirect addressing only. The Upper 128 bytes occupy the same address space as the SFR. That means they have the same address, but are physically separate from SFR space.

Figure 7. Internal and External Data Memory Address



When an instruction accesses an internal location above address 7Fh, the CPU knows whether the access is to the upper 128 bytes of data RAM or to SFR space by the addressing mode used in the instruction.

 Instructions that use direct addressing access SFR space. For example: MOV 0A0H, # data, accesses the SFR at location 0A0h (which is P2).

- Instructions that use indirect addressing access the Upper 128 bytes of data RAM.
 For example: MOV @R0, # data where R0 contains 0A0h, accesses the data byte at address 0A0h, rather than P2 (whose address is 0A0h).
- The XRAM bytes can be accessed by indirect addressing, with EXTRAM bit cleared and MOVX instructions. This part of memory which is physically located on-chip, logically occupies the first bytes of external data memory. The bits XRS0 and XRS1 are used to hide a part of the available XRAM as explained in Table 9. This can be useful if external peripherals are mapped at addresses already used by the internal XRAM.
- With <u>EXTRAM = 0</u>, the XRAM is indirectly addressed, using the MOVX instruction in combination with any of the registers R0, R1 of the selected bank or DPTR. An access to XRAM will not affect ports P0, P2, P3.6 (WR) and P3.7 (RD). For example, with EXTRAM = 0, MOVX @R0, # data where R0 contains 0A0H, accesses the XRAM at address 0A0H rather than external memory. An access to external data memory locations higher than the accessible size of the XRAM will be performed with the MOVX DPTR instructions in the same way as in the standard 80C51, with P0 and P2 as data/address busses, and P3.6 and P3.7 as write and read timing signals. Accesses to XRAM above 0FFH can only be done by the use of DPTR.
- With <u>EXTRAM = 1</u>, MOVX @Ri and MOVX @DPTR will be similar to the standard 80C51.MOVX @ Ri will provide an eight-bit address multiplexed with data on Port0 and any output port pins can be used to output higher order address bits. This is to provide the external paging capability. MOVX @DPTR will generate a sixteen-bit address. Port2 outputs the high-order eight address bits (the contents of DPH) while Port0 multiplexes the low-order eight address bits (DPL) with data. MOVX @ Ri and MOVX @DPTR will generate either read or write signals on P3.6 (WR) and P3.7 (RD).

The stack pointer (SP) may be located anywhere in the 256 bytes RAM (lower and upper RAM) internal data memory. The stack may not be located in the XRAM.

The M0 bit allows to stretch the XRAM timings; if M0 is set, the read and write pulses are extended from 6 to 30 clock periods. This is useful to access external slow peripherals.





Registers

Table 10. AUXR Register

AUXR - Auxiliary Register (8Eh)

7	6	5	4	3	2	1	0						
-	-	MO	-	XRS1	XRS0	EXTRAM	AO						
Bit Number	Bit Mnemonic	Description	Description										
7	-	Reserved The value re	ad from this b	it is indetermir	nate. Do not s	et this bit.							
6	-	Reserved The value re	ad from this b	it is indetermir	nate. Do not s	et this bit.							
5	MO	Pulse length Cleared to stretch MOVX control: the RD/ and the WR/ pulse length is 6 clock periods (default). Set to stretch MOVX control: the RD/ and the WR/ pulse length is 30 clock periods.											
4	-	Reserved The value re	ad from this b	it is indetermir	nate. Do not s	et this bit.							
3	XRS1	XRAM Size											
2	XRS0	XRS1 X 0 0 0 1 1 0 1 1) 256 512) 768	<u>M size</u> bytes (default) bytes bytes I bytes									
1	EXTRAM	EXTRAM bit Cleared to access internal XRAM using movx @ Ri/ @ DPTR. Set to access external memory. Programmed by hardware after Power-up regarding Hardware Security Byte (HSB), default setting, XRAM selected.											
0	AO	Cleared, ALI X2 mode is t	ALE Output bit Cleared, ALE is emitted at a constant rate of 1/6 the oscillator frequency (or 1/3 if X2 mode is used). (default) Set, ALE is active only during a MOVX or MOVC instruction is used.										


Reset Value = XX0X 00'HSB. XRAM'0b (See Table 70) Not bit addressable

Timer 2	The Timer 2 in the T89C51RB2/RC2 is the standard C52 Timer 2. It is a 16-bit timer/counter: the count is maintained by two eight-bit timer registers, TH2 and TL2 are cascaded. It is controlled by T2CON (Table 11) and T2MOD (Table 12) registers. Timer 2 operation is similar to Timer 0 and Timer 1.C/T2 selects $F_{OSC}/12$ (timer operation) or external pin T2 (counter operation) as the timer clock input. Setting TR2 allows TL2 to increment by the selected input.						
	Timer 2 has 3 operating modes: capture, autoreload and Baud Rate Generator. These modes are selected by the combination of RCLK, TCLK and CP/RL2 (T2CON).						
	Refer to the Atmel 8-bit Microcontroller Hardware description for the description of Cap- ture and Baud Rate Generator Modes.						
	Timer 2 includes the following enhancements:						
	Auto-reload mode with up or down counter						
	Programmable clock-output						
Auto-Reload Mode	The auto-reload mode configures Timer 2 as a 16-bit timer or event counter with auto- matic reload. If DCEN bit in T2MOD is cleared, Timer 2 behaves as in 80C52 (refer to the Atmel C51 Microcontroller Hardware description). If DCEN bit is set, Timer 2 acts as an Up/down timer/counter as shown in Figure 8. In this mode the T2EX pin controls the direction of count.						
	When T2EX is high, Timer 2 counts up. Timer overflow occurs at FFFFh which sets the TF2 flag and generates an interrupt request. The overflow also causes the 16-bit value in RCAP2H and RCAP2L registers to be loaded into the timer registers TH2 and TL2.						
	When T2EX is low, Timer 2 counts down. Timer underflow occurs when the count in the timer registers TH2 and TL2 equals the value stored in RCAP2H and RCAP2L registers. The underflow sets TF2 flag and reloads FFFFh into the timer registers.						
	The EXF2 bit toggles when Timer 2 overflows or underflows according to the direction of the count. EXF2 does not generate any interrupt. This bit can be used to provide 17-bit resolution.						









(UP COUNTING RELOAD VALUE)

Programmable Clock-Output

In the clock-out mode, Timer 2 operates as a 50%-duty-cycle, programmable clock generator (See Figure 9). The input clock increments TL2 at frequency $F_{CLK PERIPH}/2$. The timer repeatedly counts to overflow from a loaded value. At overflow, the contents of RCAP2H and RCAP2L registers are loaded into TH2 and TL2. In this mode, Timer 2 overflows do not generate interrupts. The formula gives the clock-out frequency as a function of the system oscillator frequency and the value in the RCAP2H and RCAP2L registers:


 $Clock-OutFrequency = \frac{F_{CLKPERIPH}}{4 \times (65536 - RCAP2H/RCAP2L)}$


For a 16 MHz system clock, Timer 2 has a programmable frequency range of 61 Hz $(F_{CLK PERIPH}/2^{16})$ to 4 MHz $(F_{CLK PERIPH}/4)$. The generated clock signal is brought out to T2 pin (P1.0).

Timer 2 is programmed for the clock-out mode as follows:

- Set T2OE bit in T2MOD register.
- Clear C/T2 bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in RCAP2H/RCAP2L registers.
- Enter a 16-bit initial value in timer registers TH2/TL2. It can be the same as the reload value or a different one depending on the application.
- To start the timer, set TR2 run control bit in T2CON register.

It is possible to use Timer 2 as a baud rate generator and a clock generator simultaneously. For this configuration, the baud rates and clock frequencies are not independent since both functions use the values in the RCAP2H and RCAP2L registers.









Registers

Table 11. T2CON Register

T2CON - Timer 2 Control Register (C8h)

7	6	5	4	3	2	1	0				
TF2	EXF2	RCLK	RCLK TCLK EXEN2 TR2 C/T2# CP/RL								
Bit Number	Bit Mnemonic	Description									
7	TF2	Must be clea	Timer 2 overflow Flag Must be cleared by software. Set by hardware on Timer 2 overflow, if RCLK = 0 and TCLK = 0.								
6	EXF2	Set when a c EXEN2=1. When set, ca interrupt is en Must be clear	Timer 2 External Flag Set when a capture or a reload is caused by a negative transition on T2EX pin if EXEN2=1. When set, causes the CPU to vector to Timer 2 interrupt routine when Timer 2 interrupt is enabled. Must be cleared by software. EXF2 doesn't cause an interrupt in Up/down counter mode (DCEN = 1).								
5	RCLK		se timer 1 ove	erflow as recei w as receive c		•					
4	TCLK		se timer 1 ove	erflow as trans w as transmit o		•					
3	EXEN2	Cleared to ig Set to cause	a capture or	bit on T2EX pin fo reload when a used to clock t	negative tran	sition on T2E	X pin is				
2	TR2	Timer 2 Run Cleared to tu Set to turn or	rn off Timer 2								
1	C/T2#	Timer/Counter 2 select bit Cleared for timer operation (input from internal clock system: F _{CLK PERIPH}). Set for counter operation (input from T2 input pin, falling edge trigger). Must be 0 for clock out mode.									
0	CP/RL2#	If RCLK=1 or Timer 2 over Cleared to an if EXEN2=1.	Timer 2 Capture/Reload bit If RCLK=1 or TCLK=1, CP/RL2# is ignored and timer is forced to auto-reload on Timer 2 overflow. Cleared to auto-reload on Timer 2 overflows or negative transitions on T2EX pin								

Reset Value = 0000 0000b Bit addressable

Table 12. T2MOD Register

T2MOD - Timer 2 Mode Control Register (C9h)

7	6	5	4	3	2	1	0					
-	-	-	-	-	-	T2OE	DCEN					
Bit Number	Bit Mnemonic	Description	Description									
7	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.						
6	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.						
5	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.						
4	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.						
3	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.						
2	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.						
1	T2OE	Cleared to pr	Timer 2 Output Enable bit Cleared to program P1.0/T2 as clock input or I/O port. Set to program P1.0/T2 as clock output.									
0	DCEN		sable Timer 2	t 2 as up/down c ip/down count								

Reset Value = XXXX XX00b Not bit addressable





Programmable Counter Array PCA

The PCA provides more timing capabilities with less CPU intervention than the standard timer/counters. Its advantages include reduced software overhead and improved accuracy. The PCA consists of a dedicated timer/counter which serves as the time base for an array of five compare/capture modules. Its clock input can be programmed to count any one of the following signals:

- Peripheral clock frequency (F_{CLK PERIPH}) ÷ 6
- Peripheral clock frequency (F_{CLK PERIPH}) ÷ 2
- Timer 0 overflow
- External input on ECI (P1.2)

Each compare/capture modules can be programmed in any one of the following modes:

- rising and/or falling edge capture
- software timer
- high-speed output
- pulse width modulator

Module 4 can also be programmed as a watchdog timer (See Section "PCA Watchdog Timer", page 37).

When the compare/capture modules are programmed in the capture mode, software timer, or high speed output mode, an interrupt can be generated when the module executes its function. All five modules plus the PCA timer overflow share one interrupt vector.


The PCA timer/counter and compare/capture modules share Port 1 for external I/O. These pins are listed below. If the port is not used for the PCA, it can still be used for standard I/O.

PCA component	External I/O Pin			
16-bit Counter	P1.2 / ECI			
16-bit Module 0	P1.3 / CEX0			
16-bit Module 1	P1.4 / CEX1			
16-bit Module 2	P1.5 / CEX2			
16-bit Module 3	P1.6 / CEX3			

The PCA timer is a common time base for all five modules (See Figure 10). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD register (Table 13) and can be programmed to run at:

- 1/6 the peripheral clock frequency (F_{CLK PERIPH})
- 1/2 the peripheral clock frequency (F_{CLK PERIPH})
- The Timer 0 overflow
- The input on the ECI pin (P1.2)

Figure 10. PCA Timer/Counter







Registers

Table 13. CMOD Register

CMOD - PCA Counter Mode Register (D9h)

7	6	5	4	3	2	1	0					
CIDL	WDTE	-	-	-	CPS1	CPS0	ECF					
Bit Number	Bit Mnemonic	Description	Description									
7	CIDL	Cleared to p	Counter Idle Control Cleared to program the PCA Counter to continue functioning during idle Mode. Set to program PCA to be gated off during idle.									
6	WDTE	Cleared to di	Watchdog Timer Enable Cleared to disable Watchdog Timer function on PCA Module 4. Set to enable Watchdog Timer function on PCA Module 4.									
5	-	Reserved The value	read from this	bit is indeterr	ninate. Do not	set this bit.						
4	-	Reserved The value	read from this	bit is indeterr	ninate. Do not	set this bit.						
3	-	Reserved The value	read from this	bit is indeterr	ninate. Do not	set this bit.						
2	CPS1	PCA Count	Pulse Select									
1	CPS0	CPS1 CPS0 Selected PCA input 0 0 Internal clock fCLK PERIPH/6 0 1 Internal clock fCLK PERIPH/2 1 0 Timer 0 Overflow 1 1 External clock at ECI/P1.2 pin (max rate = fCLK PERIPH/4)										
0	ECF	PCA Enable Counter Overflow Interrupt Cleared to disable CF bit in CCON to inhibit an interrupt. Set to enable CF bit in CCON to generate an interrupt.										

Reset Value = 00XX X000b Not bit addressable

The CMOD register includes three additional bits associated with the PCA (See Figure 10 and Table 13).

- The CIDL bit which allows the PCA to stop during idle mode.
- The WDTE bit which enables or disables the watchdog function on module 4.
- The ECF bit which when set causes an interrupt and the PCA overflow flag CF (in the CCON SFR) to be set when the PCA timer overflows.

The CCON register contains the run control bit for the PCA and the flags for the PCA timer (CF) and each module (Refer to Table 14).

- Bit CR (CCON. 6) must be set by software to run the PCA. The PCA is shut off by clearing this bit.
- Bit CF: The CF bit (CCON. 7) is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set. The CF bit can only be cleared by software.
- Bits 0 through 4 are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software.

Table 14. CCON Register

CCON - PCA Counter Control Register (D8h)

7	6	5	4	3	2	1	0			
CF	CR	-	- CCF4 CCF3 CCF2 CCF1 CCF							
Bit Number	Bit Mnemonic	Description								
7	CF	Set by hardw CMOD is set	PCA Counter Overflow flag Set by hardware when the counter rolls over. CF flags an interrupt if bit ECF in CMOD is set. CF may be set by either hardware or software but can only be cleared by software.							
6	CR	Must be clea		ol bit re to turn the l PCA counter		off.				
5	-	Reserved The value re	ad from this b	it is indetermi	nate. Do not s	et this bit.				
4	CCF4	Must be clea	e 4 interrupt f ired by softwa vare when a n	•	re occurs.					
3	CCF3	Must be clea	a 3 interrupt f ired by softwa vare when a n	•	re occurs.					
2	CCF2	Must be clea	PCA Module 2 interrupt flag Must be cleared by software. Set by hardware when a match or capture occurs.							
1	CCF1	Must be clea	PCA Module 1 interrupt flag Must be cleared by software. Set by hardware when a match or capture occurs.							
0	CCF0	Must be clea	PCA Module 0 interrupt flag Must be cleared by software. Set by hardware when a match or capture occurs.							

Reset Value = 000X 0000b Not bit addressable


The watchdog timer function is implemented in module 4 (See Figure 13).

The PCA interrupt system is shown in Figure 11.





Figure 11. PCA Interrupt System



PCA Modules: each one of the five compare/capture modules has six possible functions. It can perform:

- 16-bit Capture, positive-edge triggered
- 16-bit Capture, negative-edge triggered
- 16-bit Capture, both positive and negative-edge triggered
- 16-bit Software Timer
- 16-bit High Speed Output
- 8-bit Pulse Width Modulator

In addition, module 4 can be used as a Watchdog Timer.

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. (See Table 15). The registers contain the bits that control the mode that each module will operate in.

- The ECCF bit (CCAPMn. 0 where n = 0, 1, 2, 3, or 4 depending on the module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module.
- PWM (CCAPMn. 1) enables the pulse width modulation mode.
- The TOG bit (CCAPMn. 2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register.
- The match bit MAT (CCAPMn. 3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.
- The next two bits CAPN (CCAPMn. 4) and CAPP (CCAPMn. 5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition.
- The last bit in the register ECOM (CCAPMn. 6) when set enables the comparator function.

Table 15 shows the CCAPMn settings for the various PCA functions.

 Table 15.
 CCAPMn Registers (n = 0-4)

CCAPM0 - PCA Module 0 Compare/Capture Control Register (0DAh)

CCAPM1 - PCA Module 1 Compare/Capture Control Register (0DBh)

CCAPM2 - PCA Module 2 Compare/Capture Control Register (0DCh)

CCAPM3 - PCA Module 3 Compare/Capture Control Register (0DDh)

CCAPM4 - PCA Module 4 Compare/Capture Control Register (0DEh)

7	6	5	4	3	2	1	0			
-	ECOMn	CAPPn	CAPPn CAPNn MATn TOGn PWMn ECC							
Bit Number	Bit Mnemonic	Description								
7	-	Reserved The value rea	ad from this b	it is indetermi	nate. Do not s	et this bit.				
6	ECOMn		-	nparator functi itor function.	ion.					
5	CAPPn			e edge capture e capture.	<u>.</u>					
4	CAPNn		-	e edge captur ge capture.	e.					
3	MATn			of the PCA co causes the CC			lagging an			
2	TOGn			of the PCA co causes theCE						
1	PWMn	Cleared to di	Pulse Width Modulation Mode Cleared to disable the CEXn pin to be used as a pulse width modulated output. Set to enable the CEXn pin to be used as a pulse width modulated output.							
0	CCF0	Cleared to di an interrupt.	Enable CCF interrupt Cleared to disable compare/capture flag CCFn in the CCON register to generate an interrupt. Set to enable compare/capture flag CCFn in the CCON register to generate an							

Reset Value = X000 0000b Not bit addressable





ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMm	ECCFn	Module Function
0	0	0	0	0	0	0	No Operation
х	1	0	0	0	0	х	16-bit capture by a positive-edge trigger on CEXn
х	0	1	0	0	0	х	16-bit capture by a negative trigger on CEXn
х	1	1	0	0	0	х	16-bit capture by a transition on CEXn
1	0	0	1	0	0	х	16-bit Software Timer / Compare mode.
1	0	0	1	1	0	Х	16-bit High Speed Output
1	0	0	0	0	1	0	8-bit PWM
1	0	0	1	Х	0	Х	Watchdog Timer (module 4 only)

Table 16. PCA Module Modes (CCAPMn Registers)

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output (See Table 17 & Table 18).

Table 17. CCAPnH Registers (n = 0-4)

6

CCAP0H - PCA Module 0 Compare/Capture Control Register High (0FAh)

CCAP1H - PCA Module 1 Compare/Capture Control Register High (0FBh)

CCAP2H - PCA Module 2 Compare/Capture Control Register High (0FCh)

CCAP3H - PCA Module 3 Compare/Capture Control Register High (0FDh)

CCAP4H - PCA Module 4 Compare/Capture Control Register High (0FEh)

٨

5

1	0	5	-	5	2	•	U
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7-0	-	PCA Module CCAPnH Val		Capture Con	trol		

2

2

1

Λ

Reset Value = 0000 0000b Not bit addressable

7

 Table 18. CCAPnL Registers (n = 0-4)

CCAP0L - PCA Module 0 Compare/Capture Control Register Low (0EAh)

CCAP1L - PCA Module 1 Compare/Capture Control Register Low (0EBh)

CCAP2L - PCA Module 2 Compare/Capture Control Register Low (0ECh)

CCAP3L - PCA Module 3 Compare/Capture Control Register Low (0EDh)

CCAP4L - PCA Module 4 Compare/Capture Control Register Low (0EEh)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7-0	-	PCA Module n Compare/Capture Control CCAPnL Value					

Reset Value = 0000 0000b Not bit addressable

Table 19. CH Register

CH - PCA Counter Register High (0F9h)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7-0	-	PCA counte CH Value	r				

Reset Value = 0000 0000b Not bit addressable

Table 20. CL Register

CL - PCA Counter Register Low (0E9h)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7-0	-	PCA Counte CL Value	er				

Reset Value = 0000 0000b Not bit addressable






PCA Capture Mode

To use one of the PCA modules in the capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated (Refer to Figure 12).


Figure 12. PCA Capture Mode



16-bit Software Timer/ Compare Mode

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs, an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set (See Figure 13).

Figure 13. PCA Compare Mode and PCA Watchdog Timer



* Only for Module 4

Before enabling ECOM bit, CCAPnL and CCAPnH should be set with a non zero value, otherwise an unwanted match could happen. Writing to CCAPnH will set the ECOM bit.


Once ECOM set, writing CCAPnL will clear ECOM so that an unwanted match doesn't occur while modifying the compare value. Writing to CCAPnH will set ECOM. For this reason, user software should write CCAPnL first, and then CCAPnH. Of course, the ECOM bit can still be controlled by accessing to CCAPMn register.




High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (See Figure 14).

A prior write must be done to CCAPnL and CCAPnH before writing the ECOMn bit.






Before enabling ECOM bit, CCAPnL and CCAPnH should be set with a non zero value, otherwise an unwanted match could happen.

Once ECOM set, writing CCAPnL will clear ECOM so that an unwanted match doesn't occur while modifying the compare value. Writing to CCAPnH will set ECOM. For this reason, user software should write CCAPnL first, and then CCAPnH. Of course, the ECOM bit can still be controlled by accessing to CCAPMn register.

Pulse Width Modulator Mode

All of the PCA modules can be used as PWM outputs. Figure 15 shows the PWM function. The frequency of the output depends on the source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. This allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.





PCA Watchdog Timer An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems that are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module that can be programmed as a watchdog. However, this module can still be used for other modes if the watchdog is not needed. Figure 13 shows a diagram of how the watchdog works. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

In order to hold off the reset, the user has three options:

- periodically change the compare value so it will never match the PCA timer,
- periodically change the PCA timer value so it will never match the compare values, or
- disable the watchdog by clearing the WDTE bit before a match occurs and then reenable it.

The first two options are more reliable because the watchdog timer is never disabled as in option #3.If the program counter ever goes astray, a match will eventually occur and





cause an internal reset. The second option is also not recommended if other PCA modules are being used. Remember, the PCA timer is the time base for all modules; changing the time base for other modules would not be a good idea. Thus, in most applications the first solution is the best option.

This watchdog timer won't generate a reset out on the reset pin.

Serial I/O Port

The serial I/O port in the T89C51RB2/RC2 is compatible with the serial I/O port in the 80C52.


It provides both synchronous and asynchronous communication modes. It operates as a Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates

Serial I/O port includes the following enhancements:

- Framing error detection
- Automatic address recognition

Framing Error Detection Framing bit error detection is provided for the three asynchronous modes (modes 1, 2 and 3). To enable the framing bit error detection feature, set SMOD0 bit in PCON register (See Figure 16).

Figure 16. Framing Error Block Diagram



When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register (See Table 24.) bit is set.

Software may examine FE bit after each reception to check for data errors. Once set, only software or a reset can clear FE bit. Subsequently received frames with valid stop bits cannot clear FE bit. When FE feature is enabled, RI rises on stop bit instead of the last data bit (See Figure 17. and Figure 18.).










Figure 18. UART Timings in Modes 2 and 3

			$6 \sqrt{D7} \sqrt{D8} \sqrt{\dots}$
	4 ▶ 4 Start bit	Data byte	→▲ →▲ → Ninth Stop bit bit
	RI SMOD0=0		
	RI SMOD0=1		
	FE SMOD0=1		
Automatic Address Recognition	nication feature is enabled (Implemented in hardware, a communication feature by incoming command frame. receiver sets RI bit in SCON is not interrupted by comma If desired, the user may ena this configuration, the stop b the received command fram by a valid stop bit. To support automatic addre a broadcast address.	SM2 bit in SCON register is automatic address recognition allowing the serial port to Only when the serial port r I register to generate an inter address addressed to othe able the automatic address bit takes the place of the ninth the address matches the dev ss recognition, a device is in	on enhances the multiprocessor examine the address of each ecognizes its own address, the rrupt. This ensures that the CPU er devices. recognition feature in mode 1.In h data bit. Bit RI is set only when vice's address and is terminated dentified by a given address and
			ddress recognition features cannot register in mode 0 has no effect).
Given Address	register is a mask byte tha device's given address. The slaves at a time. The followi	at contains don't-care bits don't-care bits provide the f ing example illustrates how a	in SADDR register; the SADEN (defined by zeros) to form the flexibility to address one or more a given address is formed. .DEN mask byte must be 1111
	The following is an example Slave A:SADDR1111 0001b <u>SADEN1111 1010b</u> Given1111 0X0Xb	of how to use given addres	ses to address different slaves:
	Slave B:SADDR1111 0011b <u>SADEN1111 1001b</u> Given1111 0XX1b		
	Slave C:SADDR1111 0010b <u>SADEN1111 1101b</u> Given1111 00X1b		

40 T89C51RB2/RC2

The SADEN byte is selected so that each slave may be addressed separately. For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1.To communicate with slave A only, the master must send an address where bit 0 is clear (e. g. 1111 0000b).

For slave A, bit 1 is a 1; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves B and C, but not slave A, the master must send an address with bits 0 and 1 both set (e. g. 1111 0011b).

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e. g. 1111 0001b).

Broadcast Address A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e. g. :

SADDR0101 0110b SADEN1111 1100b Broadcast =SADDR OR SADEN1111 111Xb

The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses:

Slave A:SADDR1111 0001b SADEN1111 1010b Broadcast1111 1X11b,

Slave B:SADDR1111 0011b SADEN1111 1001b Broadcast1111 1X11B,

Slave C:SADDR=1111 0010b <u>SADEN1111 1101b</u> Broadcast1111 1111b

For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh.

Reset AddressesOn reset, the SADDR and SADEN registers are initialized to 00h, i. e. the given and
broadcast addresses are XXXX XXXb (all don't-care bits). This ensures that the serial
port will reply to any address, and so, that it is backwards compatible with the 80C51
microcontrollers that do not support automatic address recognition.





Registers

Table 21. SADEN Register

SADEN - Slave Address Mask Register (B9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b Not bit addressable

Table 22. SADDR Register

SADDR - Slave Address Register (A9h)


7	6	5	4	3	2	1	0

Reset Value = 0000 0000b Not bit addressable

Baud Rate Selection for UART for Mode 1 and 3

The Baud Rate Generator for transmit and receive clocks can be selected separately via the T2CON and BDRCON registers.

Figure 19. Baud Rate Selection




TCLK (T2CON)	RCLK (T2CON)	TBCK (BDRCON)	RBCK (BDRCON)	Clock Source UART Tx	Clock Source UART Rx
0	0	0	0	Timer 1	Timer 1
1	0	0	0	Timer 2	Timer 1
0	1	0	0	Timer 1	Timer 2
1	1	0	0	Timer 2	Timer 2
Х	0	1	0	INT_BRG	Timer 1
Х	1	1	0	INT_BRG	Timer 2
0	Х	0	1	Timer 1	INT_BRG
1	х	0	1	Timer 2	INT_BRG
Х	Х	1	1	INT_BRG	INT_BRG

Table 23. Baud Rate Selection Table UART

Internal Baud Rate Generator (BRG)

When the internal Baud Rate Generator is used, the Baud Rates are determined by the BRG overflow depending on the BRL reload value, the value of SPD bit (Speed Mode) in BDRCON register and the value of the SMOD1 bit in PCON register.

Figure 20. Internal Baud Rate



• The baud rate for UART is token by formula:

Baud_Rate =
$$\frac{2_{SMOD}1 \times F_{CLK PERIPH}}{2 \times 2 \times 6(1-SPD) \times 16 \times [256 - (BRL)]}$$

 $(BRL) = 256 - \frac{2 \text{SMOD}^{1} \text{ x }^{+} \text{CLK PERIPH}}{2 \text{ x } 2 \text{ x } 6(1 \text{-} \text{SPD}) \text{ x } 16 \text{ x Baud}_{\text{Rate}}}$





Table 24. SCON Register

SCON - Serial Control Register (98h)

7	6	5	4	3	2	1	0		
FE/SM0	SM1	SM2	REN	TB8	RB8	ТІ	RI		
Bit Number	Bit Mnemo	onic Descr	iption						
7	FE	Clear Set by	Framing Error bit (SMOD0=1) Clear to reset the error state, not cleared by a valid stop bit. Set by hardware when an invalid stop bit is detected. SMOD0 must be set to enable access to the FE bit.						
	SMO) Refer		it 0 rial port mode eared to enable		e SM0 bit.			
6	SM	<u>SM0</u>	SM1 Mode 0 0 1 1 0 2 1 3	it 1 <u>Description</u> Shift Regist 8-bit UART 9-bit UART 9-bit UART	er F _{CPU PERI} Variable				
5	SM2	2 Clear Set to	Serial port Mode 2 bit / Multiprocessor Communication Enable bit Clear to disable multiprocessor communication feature. Set to enable multiprocessor communication feature in mode 2 and 3, and eventually mode 1. This bit should be cleared in mode 0.						
4	REI	l Clear	otion Enable l to disable seri enable serial	al reception.					
3	ТВ8	B Clear	to transmit a le	Ninth bit to tr ogic 0 in the 9 jic 1 in the 9th	th bit.	odes 2 and 3			
2	RB	Cleare Set by	Receiver Bit 8 / Ninth bit received in modes 2 and 3 Cleared by hardware if 9th bit received is a logic 0. Set by hardware if 9th bit received is a logic 1. In mode 1, if SM2 = 0, RB8 is the received stop bit. In mode 0 RB8 is not used.						
1	ті	Clear Set by			Bth bit time in I	mode 0 or at th	ne beginning		
0	RI	Clear Set by				mode 0, see	Figure 17.		

Reset Value = 0000 0000b Bit addressable

Baud Rates	F _{osc} = 16	. 384 MHz	F _{osc} = 24MHz		
	BRL	Error (%)	BRL	Error (%)	
115200	247	1.23	243	0.16	
57600	238	1.23	230	0.16	
38400	229	1.23	217	0.16	
28800	220	1.23	204	0.16	
19200	203	0.63	178	0.16	
9600	149	0.31	100	0.16	
4800	43	1.23	-	-	

 Table 25.
 Example of Computed Value When X2=1, SMOD1=1, SPD=1

Table 26. Example of Computed Value When X2=0, SMOD1=0, SPD=0

Baud Rates	F _{osc} = 16	. 384 MHz	F _{osc} = 24MHz		
	BRL	Error (%)	BRL	Error (%)	
4800	247	1.23	243	0.16	
2400	238	1.23	230	0.16	
1200	220	1.23	202	3.55	
600	185	0.16	152	0.16	

The baud rate generator can be used for mode 1 or 3 (refer to Figure 19.), but also for mode 0 for UART, thanks to the bit SRC located in BDRCON register (Table 33.)

UART Registers

Table 27. SADEN Register

SADEN - Slave Address Mask Register for UART (B9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b

Table 28. SADDR Register

SADDR - Slave Address Register for UART (A9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b





Table 29. SBUF Register

SBUF - Serial Buffer Register for UART (99h)

7	6	5	4	3	2	1	0

Reset Value = XXXX XXXXb

Table 30. BRL Register

BRL - Baud Rate Reload Register for the internal baud rate generator, UART (9Ah)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b

Table 31. T2CON Register

T2CON - Timer 2 Control Register (C8h)

7	6	5	4	3	2	1	0			
TF2	EXF2	RCLK	RCLK TCLK EXEN2 TR2 C/T2# CP/RL2#							
Bit Number	Bit Mnemonic		Description							
7	TF2	Must be clea	Fimer 2 overflow Flag Must be cleared by software. Set by hardware on timer 2 overflow, if RCLK = 0 and TCLK = 0.							
6	EXF2	Set when a EXEN2=1. When set, c interrupt is e Must be clea	Timer 2 External Flag Set when a capture or a reload is caused by a negative transition on T2EX pin if EXEN2=1. When set, causes the CPU to vector to timer 2 interrupt routine when timer 2 interrupt is enabled. Must be cleared by software. EXF2 doesn't cause an interrupt in Up/down counter mode (DCEN = 1)							
5	RCLK	Cleared to u	Receive Clock bit for UART Cleared to use timer 1 overflow as receive clock for serial port in mode 1 or 3. Set to use timer 2 overflow as receive clock for serial port in mode 1 or 3.							
4	TCLK	Cleared to u	Transmit Clock bit for UART Cleared to use timer 1 overflow as transmit clock for serial port in mode 1 or 3. Set to use timer 2 overflow as transmit clock for serial port in mode 1 or 3.							
3	EXEN2	Cleared to ig Set to cause	e a capture or	e bit on T2EX pin fo reload when a used to clock	a negative trar	nsition on T2E	X pin is			
2	TR2		n control bit urn off timer 2 on timer 2.	2.						
1	C/T2#	Cleared for	ter operation	bit n (input from i (input from T2						
0	CP/RL2#	If RCLK=1 c timer 2 over Cleared to a if EXEN2=1	flow. luto-reload on	bit P/RL2# is igno timer 2 overfl e transitions o	ows or negativ	ve transitions				

Reset Value = 0000 0000b Bit addressable





Table 32. PCON Register

PCON - Power Control Register (87h)

7	6	5	4	3	2	1	0	
SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL	
Bit Number	Bit Mnemonic			Desc	ription			
7	SMOD1		Mode bit 1 fc t double baud	or UART I rate in mode	1, 2 or 3.			
6	SMOD0	Cleared to s	Serial port Mode bit 0 for UART Cleared to select SM0 bit in SCON register. Set to select FE bit in SCON register.					
5	-	Reserved The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.					
4	POF		ecognize next ware when VC	reset type. CC rises from () to its nomina	al voltage. Car	n also be set	
3	GF1		user for gener	al purpose usa irpose usage.	age.			
2	GF0		user for gener	al purpose usa irpose usage.	age.			
1	PD	Cleared by I	Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.					
0	IDL	Cleared by I	Idle mode bit Cleared by hardware when interrupt or reset occurs. Set to enter idle mode.					

Reset Value = 00X1 0000b Not bit addressable

Power-off flag reset value will be 1 only after a power on (cold reset). A warm reset doesn't affect the value of this bit.

Table 33. BDRCON Register

BDRCON - Baud Rate Control Register (9Bh)

7	6	5	4	3	2	1	0		
-	-	-	BRR	ТВСК	RBCK	SPD	SRC		
Bit Number	Bit Mnemonic	Descriptior	1						
7	-	Reserved The value re	Reserved The value read from this bit is indeterminate. Do not set this bit						
6	-	Reserved The value re	ead from this	bit is indeterm	inate. Do not s	set this bit			
5	-	Reserved The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.						
4	BRR	Cleared to s	Baud Rate Run Control bit Cleared to stop the internal Baud Rate Generator. Set to start the internal Baud Rate Generator.						
3	ТВСК	Cleared to s	elect Timer 1	e Generator S or Timer 2 for d Rate Genera	the Baud Rate				
2	RBCK	Cleared to s	elect Timer 1	enerator Sele or Timer 2 for d Rate Genera	the Baud Rate				
1	SPD	Cleared to s	Baud Rate Speed Control bit for UART Cleared to select the SLOW Baud Rate Generator. Set to select the FAST Baud Rate Generator.						
0	SRC	Cleared to s mode).	Baud Rate Source select bit in Mode 0 for UART Cleared to select F _{OSC} /12 as the Baud Rate Generator (F _{CLK PERIPH} /6 in X2						

Reset Value = XXX0 0000b Not bit addressablef



Interrupt System

The T89C51RB2/RC2 has a total of 10 interrupt vectors: two external interrupts (INT0 and INT1), three timer interrupts (timers 0, 1 and 2), the serial port interrupt, SPI interrupt, Keyboard interrupt and the PCA global interrupt. These interrupts are shown in Figure 21.




Figure 21. Interrupt Control System

Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register (Table 38 and Table 36). This register also contains a global disable bit, which must be cleared to disable all interrupts at once.

Each interrupt source can also be individually programmed to one out of four priority levels by setting or clearing a bit in the Interrupt Priority register (Table 39) and in the Interrupt Priority High register (Table 37 and Table 38) shows the bit values and priority levels associated with each combination.

Registers

The PCA interrupt vector is located at address 0033H, the SPI interrupt vector is located at address 0043H and Keyboard interrupt vector is located at address 004BH. All other vectors addresses are the same as standard C52 devices.

Table 34.	Priority Lev	el Bit Values
-----------	--------------	---------------

IPH. x	IPL. x	Interrupt Level Priority		
0	0	0 (Lowest)		
0	1	1		
1	0	2		
1	1	3 (Highest)		

A low-priority interrupt can be interrupted by a high priority interrupt, but not by another low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source.

If two interrupt requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence.





Table 35. IEO Register

IE0 - Interrupt Enable Register (A8h)

7	6	5	4	3	2	1	0	
EA	EC	ET2	ES	ET1	EX1	ET0	EX0	
Bit Number	Bit Mnemonic	Description						
7	EA	Cleared to d	Enable All interrupt bit Cleared to disable all interrupts. Set to enable all interrupts.					
6	EC	Cleared to d	PCA interrupt enable bit Cleared to disable. Set to enable.					
5	ET2	Cleared to d	Timer 2 overflow interrupt Enable bit Cleared to disable timer 2 overflow interrupt. Set to enable timer 2 overflow interrupt.					
4	ES		Enable bit sable serial p e serial port ir	•				
3	ET1	Cleared to d	sable timer 1	pt Enable bit overflow inter flow interrupt.	rupt.			
2	EX1	Cleared to d	errupt 1 Enal sable externa e external inte	al interrupt 1.				
1	ET0	Cleared to d	Timer 0 overflow interrupt Enable bit Cleared to disable timer 0 overflow interrupt. Set to enable timer 0 overflow interrupt.					
0	EX0	Cleared to d	errupt 0 Enal sable externa e external inte	al interrupt 0.				

Reset Value = 0000 0000b Bit addressable

Table 36. IPL0 Register

IPL0 - Interrupt Priority Register (B8h)

7	6	5	4	3	2	1	0	
-	PPCL	PT2L	PSL	PT1L	PX1L	PT0L	PX0L	
Bit Number	Bit Mnemonic	Description	Description					
7	-	Reserved The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.					
6	PPCL		PCA interrupt Priority bit Refer to PPCH for priority level.					
5	PT2L		Timer 2 overflow interrupt Priority bit Refer to PT2H for priority level.					
4	PSL	Serial port I Refer to PSI	Priority bit I for priority le	evel.				
3	PT1L		rflow interru H for priority	pt Priority bit level.				
2	PX1L		errupt 1 Prio H for priority					
1	PT0L		Timer 0 overflow interrupt Priority bit Refer to PT0H for priority level.					
0	PX0L		errupt 0 Prio)H for priority					

Reset Value = X000 0000b Bit addressable





Table 37. IPH0 Register

IPH0 - Interrupt Priority High Register (B7h)

7	6	5	4	3	2	1	0
-	PPCH	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
Bit Number	Bit Mnemonic	Description					
7	-	Reserved The value re	ad from this b	oit is indetermi	nate. Do not se	et this bit.	
6	РРСН		pt Priority hi <u>CL</u> <u>Priority L</u> Lowest Highest				
5	PT2H	Timer 2 ove PT2H PT2 0 0 1 1 1 1		pt Priority Hig <u>evel</u>	gh bit		
4	PSH	Serial port I PSH PSI 0 0 0 1 1 0 1 1	Priority High <u>Priority L</u> Lowest Highest				
3	PT1H	Timer 1 ove PT1H PT' 0 0 0 1 1 0 1 1		pt Priority Hig <u>_evel</u>	gh bit		
2	PX1H	External int PX1H PX 0 0 0 1 1 0 1 1	errupt 1 Prio 1 <u>L Priority L</u> Lowest Highest				
1	РТОН	Timer 0 ove PT0H PT(0) 0 0 1 0 1 1		pt Priority Hig <u>evel</u>	gh bit		
0	РХОН		errupt 0 Prio <u>DL</u> Priority L Lowest Highest				

Reset Value = X000 0000b Not bit addressable

Table 38. IE1 Register

IE1 - Interrupt Enable Register (B1h)

7	6	5	4	3	2	1	0		
-	-	-	-	-	SPI	-	KBD		
Bit Number	Bit Mnemonic	Description	Description						
7	-	Reserved							
6	-	Reserved							
5	-	Reserved	Reserved						
4	-	Reserved	Reserved						
3	-	Reserved							
2	SPI	Cleared to di	SPI interrupt Enable bit Cleared to disable SPI interrupt. Set to enable SPI interrupt.						
1	-	Reserved							
0	KBD	Cleared to di	terrupt Enat sable keyboa e keyboard int	rd interrupt.					

Reset Value = XXXX X000b Bit addressable





Table 39. IPL1 Register

IPL1 - Interrupt Priority Register (B2h)

7	6	5	4	3	2	1	0		
-	-	-	-	-	SPIL	-	KBDL		
Bit Number	Bit Mnemonic	Description	Description						
7	-	Reserved The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.						
6	-	Reserved The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.						
5	-	Reserved The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.						
4	-	Reserved The value re	ad from this b	oit is indetermi	nate. Do not s	et this bit.			
3	-	Reserved The value re	ad from this b	oit is indetermi	nate. Do not s	et this bit.			
2	SPIL		t Priority bit H for priority I						
1	-	Reserved The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.						
0	KBDL	-	iterrupt Prio OH for priority	-					

Reset Value = XXXX X000b Bit addressable

Table 40. IPH1 Register

IPH1 - Interrupt Priority High Register (B3h)

7	6	5	4	3	2	1	0	
-	-	-	-	-	SPIH	-	KBDH	
Bit Number	Bit Mnemonic	Description						
7	-	Reserved The value re	ad from this b	oit is indetermi	nate. Do not s	et this bit.		
6	-	Reserved The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.					
5	-	Reserved The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.					
4	-	Reserved The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.					
3	-	Reserved The value re	ad from this b	it is indetermi	nate. Do not s	et this bit.		
2	SPIH		0 0 Lowest 0 1 1 0					
1	-	Reserved The value re	ad from this b	it is indetermi	nate. Do not s	et this bit.		
0	KBDH		0 1 1 0					

Reset Value = XXXX X000b Not bit addressable





Interrupt Sources and Vector Addresses

Table 41. Interrupt Sources and Vector Addresses

Number	Polling Priority	Interrupt Source	Interrupt Request	Vector Address
0	0	Reset		0000h
1	1	INTO	IE0	0003h
2	2	Timer 0	TF0	000Bh
3	3	INT1	IE1	0013h
4	4	Timer 1	IF1	001Bh
5	6	UART	RI+TI	0023h
6	7	Timer 2	TF2+EXF2	002Bh
7	5	PCA	CF + CCFn (n = 0-4)	0033h
8	8	Keyboard	KBDIT	003Bh
9	9	SPI	SPIIT	004Bh

Keyboard Interface


The T89C51RB2/RC2 implements a keyboard interface allowing the connection of a 8 x n matrix keyboard. It is based on 8 inputs with programmable interrupt capability on both high or low level. These inputs are available as alternate function of P1 and allow to exit from idle and power down modes.

The keyboard interface interfaces with the C51 core through 3 special function registers: KBLS, the Keyboard Level Selection register (Table 44), KBE, The Keyboard interrupt Enable register (Table 43), and KBF, the Keyboard Flag register (Table 42).

Interrupt


The keyboard inputs are considered as 8 independent interrupt sources sharing the same interrupt vector. An interrupt enable bit (KBD in IE1) allows global enable or disable of the keyboard interrupt (see Figure 22). As detailed in Figure 23 each keyboard input has the capability to detect a programmable level according to KBLS. x bit value. Level detection is then reported in interrupt flags KBF. x that can be masked by software using KBE. x bits.

This structure allow keyboard arrangement from 1 by n to 8 by n matrix and allow usage of P1 inputs for other purpose.









Power Reduction Mode

P1 inputs allow exit from idle and power down modes as detailed in Section "Powerdown Mode", page 76.





Registers

Table 42. KBF Register

KBF-Keyboard Flag Register (9Eh)

7	6	5	4	3	2	1	0		
KBF7	KBF6	KBF5	KBF4	KBF3	KBF2	KBF1	KBF0		
Bit Number	Bit Mnemonic	Description							
7	KBF7	Set by hardw Keyboard int	Keyboard line 7 flag Set by hardware when the Port line 7 detects a programmed level. It generates a Keyboard interrupt request if the KBKBIE. 7 bit in KBIE register is set. Must be cleared by software.						
6	KBF6	Set by hardw Keyboard int	Keyboard line 6 flag Set by hardware when the Port line 6 detects a programmed level. It generates a Keyboard interrupt request if the KBIE. 6 bit in KBIE register is set. Must be cleared by software.						
5	KBF5	Set by hardw Keyboard int	Keyboard line 5 flag Set by hardware when the Port line 5 detects a programmed level. It generates a Keyboard interrupt request if the KBIE. 5 bit in KBIE register is set. Must be cleared by software.						
4	KBF4	Set by hardw Keyboard int	Keyboard line 4 flag Set by hardware when the Port line 4 detects a programmed level. It generates a Keyboard interrupt request if the KBIE. 4 bit in KBIE register is set. Must be cleared by software.						
3	KBF3	Keyboard int	are when the	Port line 3 de t if the KBIE. 3 re.			generates a		
2	KBF2	Keyboard int	are when the	Port line 2 de t if the KBIE. 2 re.			generates a		
1	KBF1	Set by hardw Keyboard int	Keyboard line 1 flag Set by hardware when the Port line 1 detects a programmed level. It generates a Keyboard interrupt request if the KBIE. 1 bit in KBIE register is set. Must be cleared by software.						
0	KBF0	Set by hardw Keyboard int	Keyboard line 0 flag Set by hardware when the Port line 0 detects a programmed level. It generates a Keyboard interrupt request if the KBIE. 0 bit in KBIE register is set. Must be cleared by software.						

Reset Value= 0000 0000b

Table 43. KBE Register

KBE-Keyboard Input Enable Register (9Dh)

7	6	5	4	3	2	1	0				
KBE7	KBE6	KBE5	KBE4	KBE3	KBE2	KBE1	KBE0				
Bit Number	Bit Mnemonic	Description									
7	KBE7	Cleared to en	Keyboard line 7 Enable bit Cleared to enable standard I/O pin. Set to enable KBF. 7 bit in KBF register to generate an interrupt request.								
6	KBE6	Cleared to en	Keyboard line 6 Enable bit Cleared to enable standard I/O pin. Set to enable KBF. 6 bit in KBF register to generate an interrupt request.								
5	KBE5	Cleared to en	Keyboard line 5 Enable bit Cleared to enable standard I/O pin. Set to enable KBF. 5 bit in KBF register to generate an interrupt request.								
4	KBE4	Cleared to en	Keyboard line 4 Enable bit Cleared to enable standard I/O pin. Set to enable KBF. 4 bit in KBF register to generate an interrupt request.								
3	KBE3	Cleared to en	Keyboard line 3 Enable bit Cleared to enable standard I/O pin. Set to enable KBF. 3 bit in KBF register to generate an interrupt request.								
2	KBE2	Cleared to en	Keyboard line 2 Enable bit Cleared to enable standard I/O pin. Set to enable KBF. 2 bit in KBF register to generate an interrupt request.								
1	KBE1	Cleared to en	Keyboard line 1 Enable bit Cleared to enable standard I/O pin. Set to enable KBF. 1 bit in KBF register to generate an interrupt request.								
0	KBE0	Cleared to en	ne 0 Enable I nable standar e KBF. 0 bit in		to generate ar	n interrupt req	uest.				

Reset Value= 0000 0000b





Table 44. KBLS Register

KBLS-Keyboard Level Selector Register (9Ch)

7	6	5	4	3	2	1	0				
KBLS7	KBLS6	KBLS5	KBLS4	KBLS3	KBLS2	KBLS1	KBLS0				
Bit Number	Bit Mnemonic	Description									
7	KBLS7	Cleared to en	Keyboard line 7 Level Selection bit Cleared to enable a low level detection on Port line 7. Set to enable a high level detection on Port line 7.								
6	KBLS6	Cleared to en	Ceyboard line 6 Level Selection bit Cleared to enable a low level detection on Port line 6. Set to enable a high level detection on Port line 6.								
5	KBLS5	Cleared to er	Keyboard line 5 Level Selection bit Cleared to enable a low level detection on Port line 5. Set to enable a high level detection on Port line 5.								
4	KBLS4	Cleared to er	Keyboard line 4 Level Selection bit Cleared to enable a low level detection on Port line 4. Set to enable a high level detection on Port line 4.								
3	KBLS3	Cleared to en	Keyboard line 3 Level Selection bit Cleared to enable a low level detection on Port line 3. Set to enable a high level detection on Port line 3.								
2	KBLS2	Cleared to en	Keyboard line 2 Level Selection bit Cleared to enable a low level detection on Port line 2. Set to enable a high level detection on Port line 2.								
1	KBLS1	Cleared to en	Keyboard line 1 Level Selection bit Cleared to enable a low level detection on Port line 1. Set to enable a high level detection on Port line 1.								
0	KBLS0	Cleared to en		election bit vel detection on detection on P							

Reset Value= 0000 0000b

Serial Port Interface (SPI)

The Serial Peripheral Interface module (SPI) allows full-duplex, synchronous, serial communication between the MCU and peripheral devices, including other MCUs.


Features

Features of the SPI module include the following:

- Full-duplex, three-wire synchronous transfers
- Master or Slave operation
- Eight programmable Master clock rates
- Serial clock with programmable polarity and phase
- Master Mode fault error flag with MCU interrupt capability
- Write collision flag protection

Signal DescriptionFigure 20 shows a typical SPI bus configuration using one Master controller and many
Slave peripherals. The bus is made of three wires connecting all the devices:

Figure 24. SPI Master/Slaves interconnection



The Master device selects the individual Slave devices by using four pins of a parallel port to control the four \overline{SS} pins of the Slave devices.

Master Output Slave Input
(MOSI)This 1-bit signal is directly connected between the Master Device and a Slave Device.
The MOSI line is used to transfer data in series from the Master to the Slave. Therefore,
it is an output signal from the Master, and an input signal to a Slave. A byte (8-bit word)
is transmitted most significant bit (MSB) first, least significant bit (LSB) last.

Master Input Slave Output
(MISO)This 1-bit signal is directly connected between the Slave Device and a Master Device.
The MISO line is used to transfer data in series from the Slave to the Master. Therefore,
it is an output signal from the Slave, and an input signal to the Master. A byte (8-bit
word) is transmitted most significant bit (MSB) first, least significant bit (LSB) last.

SPI Serial Clock (SCK) This signal is used to synchronize the data movement both in and out the devices through their MOSI and MISO lines. It is driven by the Master for eight clock cycles which allows to exchange one byte on the serial lines.

Slave Select (SS)Each Slave peripheral is selected by one Slave Select pin (SS). This signal must stay
low for any message for a Slave. It is obvious that only one Master (SS high level) can




			Â	IEL			
	pins (Figu	ire 20). To	o prevent	er may select each Slave device bus conflicts on the MISO line ter for a transmission.			
		tatus reg	ister (SPS	SS line can be used in conjur STA) to prevent multiple mast			
	A high lev	el on the	SS pin pu	ts the MISO line of a Slave SPI	in a high-impedance state.		
	The $\overline{\text{SS}}$ pi	in could be	e used as	a general purpose if the follow	ing conditions are met:		
	 The device is configured as a Master and the SSDIS control bit in SPCON is set. This kind of configuration can be found when only one Master is driving the network and there is no way that the SS pin could be pulled low. Therefore, the MODF flag in the SPSTA will never be set⁽¹⁾. 						
	kind c Slave	of configur only. The	ation can refore, the	as a Slave with CPHA and SS happen when the system comp device should always be sele SS pin to select the communica	orises one Master and one cted and there is no reason		
		-		trol bit does not clear MODF.			
	2.			be taken not to set SSDIS control used to start the transmission.	bit when CPHA ='0' because in		
Baud rate	Baud rate In Master mode, the baud rate can be selected from a baud rate generator which i trolled by three bits in the SPCON register: SPR2, SPR1 and SPR0.The Master c chosen from one of seven clock rates resulting from the division of the internal clo 2, 4, 8, 16, 32, 64 or 128.						
	Table 45	gives the o	different c	lock rates selected by SPR2:SI	PR1:SPR0:		
	Table 45.	SPI Mast	ter Baud F	Rate Selection			
	SPR2	SPR1	SPR0	Clock Rate	Baud rate divisor (BD)		
	-						

	0	0	0	F _{CLK PERIPH} /2	2
	0	0	1	F _{CLK PERIPH} /4	4
ſ	0	1	0	F _{CLK PERIPH} / 8	8
ſ	0	1	1	F _{CLK PERIPH} /16	16
Ī	1	0	0	F _{CLK PERIPH} /32	32
	1	0	1	F _{CLK PERIPH} /64	64
	1	1	0	F _{CLK PERIPH} /128	128

Functional Description

Figure 25 shows a detailed structure of the SPI module.

Figure 25. SPI Module Block Diagram



Operating Modes

The Serial Peripheral Interface can be configured as one of the two modes: Master mode or Slave mode. The configuration and initialization of the SPI module is made through one register:

The Serial Peripheral CONtrol register (SPCON)

Once the SPI is configured, the data exchange is made using:


- SPCON
- The Serial Peripheral STAtus register (SPSTA)
- The Serial Peripheral DATa register (SPDAT)

During an SPI transmission, data is simultaneously transmitted (shifted out serially) and received (shifted in serially). A serial clock line (SCK) synchronizes shifting and sampling on the two serial data lines (MOSI and MISO). A Slave Select line (SS) allows individual selection of a Slave SPI device; Slave devices that are not selected do not interfere with SPI bus activities.

When the Master device transmits data to the Slave device via the MOSI line, the Slave device responds by sending data to the Master device via the MISO line. This implies full-duplex transmission with both data out and data in synchronized with the same clock (Figure 26).








MISO


MISC



^{1.} The SPI module should be configured as a Master before it is enabled (SPEN set). Also the Master SPI should be configured before the Slave SPI.

- The SPI module should be configured as a Slave before it is enabled (SPEN set). 2.
- 3. The maximum frequency of the SCK for an SPI configured as a Slave is the bus clock speed.
- 4. Before writing to the CPOL and CPHA bits, the SPI should be disabled (SPEN ='0').

T89C51RB2/RC2



As shown in Figure 28, the first SCK edge is the MSB capture strobe. Therefore the Slave must begin driving its data before the first SCK edge, and a falling edge on the \overline{SS} pin is used to start the transmission. The \overline{SS} pin must be toggled high and then low between each byte transmitted (Figure 25).

Figure 29 shows an SPI transmission in which CPHA is'1'. In this case, the Master begins driving its MOSI pin on the first SCK edge. Therefore the Slave uses the first SCK edge as a start transmission signal. The \overline{SS} pin can remain low between transmissions (Figure 24). This format may be preferable in systems having only one Master and only one Slave driving the MISO data line.






Error conditions	The following flags in the SPSTA signal SPI error conditions:					
Mode Fault (MODF)	 pin is inconsistent with the actual mode of may have a multi-master conflict for syst affected in the following ways: An SPI receiver/error CPU interrupt receiver/error CPU					
	 The SPEN bit in SPCON is cleared. Th The MSTR bit in SPCON is cleared 	is disable the SPI,				
	When \overline{SS} DISable (SSDIS) bit in the SPC when the \overline{SS} signal becomes'0'.	ON register is cleared, the MODF flag is set				
	However, as stated before, for a system with one Master, if the \overline{SS} pin of the Master device is pulled low, there is no way that another Master attempt to drive the network. In this case, to prevent the MODF flag from being set, software can set the SSDIS bit in the SPCON register and therefore making the \overline{SS} pin as a general purpose I/O pin.					
	Clearing the MODF bit is accomplished by a read of SPSTA register with MODF bit set, followed by a write to the SPCON register. SPEN Control bit may be restored to its orig- inal set state after the MODF bit has been cleared.					
Write Collision (WCOL)	A Write Collision (WCOL) flag in the SPSTA is set when a write to the SPDAT register is done during a transmit sequence.					
	WCOL does not cause an interruption, and the transfer continues uninterrupted.					
	Clearing the WCOL bit is done through a and an access to SPDAT.	software sequence of an access to SPSTA				
Overrun Condition	and the Slave devise has not cleared the	ster device tries to send several data bytes SPIF bit issuing from the previous data byte contains the byte sent after the SPIF bit was his byte. All others bytes are lost.				
	This condition is not detected by the SPI peripheral.					
Interrupts	Two SPI status flags can generate a CPU i	nterrupt requests:				
	Table 46. SPI Interrupts					
	Flag	Request				
	SPIF (SP data transfer)	SPI Transmitter Interrupt request				
	MODF (Mode Fault)	SPI Receiver/Error Interrupt Request (if SSDIS ='0')				
	Serial Perinheral data transfer flag. SPIF:	This bit is set by hardware when a transfer				

Serial Peripheral data transfer flag, SPIF: This bit is set by hardware when a transfer has been completed. SPIF bit generates transmitter CPU interrupt requests.

Mode Fault flag, MODF: This bit becomes set to indicate that the level on the SS is inconsistent with the mode of the SPI. MODF with SSDIS reset, generates receiver/error CPU interrupt requests.

Figure 30 gives a logical view of the above statements.

Figure 30. SPI Interrupt Requests Generation



Registers

Serial Peripheral Control register (SPCON)

There are three registers in the module that provide control, status and data storage functions. These registers are describes in the following paragraphs.

- The Serial Peripheral Control Register does the following:
- Selects one of the Master clock rates,
- Configure the SPI module as Master or Slave,
- Selects serial clock polarity and phase,
- Enables the SPI module,
- Frees the SS pin for a general purpose

Table 47 describes this register and explains the use of each bit.

Table 47. SPCON Register

SPCON - Serial Peripheral Control Register (0C3H)

7	6	5	4	3	2	1	0	
SPR2	SPEN	SSDIS	MSTR	CPOL	СРНА	SPR1	SPR0	
Bit Number	Bit Mne	emonic	Description					
7	SF	PR2	Serial Periphe Bit with SPR1 a		ine the clock i	rate.		
6	SF	PEN	Serial Peripheral Enable Cleared to disable the SPI interface. Set to enable the SPI interface.					
5	ss	DIS	SS Disable Cleared to enable SS# in both Master and Slave modes. Set to disable SS# in both Master and Slave modes. In Slave modes this bit has no effect if CPHA ='0'.					
5	MS	STR	Serial Peripheral Master Cleared to configure the SPI as a Slave. Set to configure the SPI as a Master.					
4	CF	POL	Clock Polarity Cleared to have the SCK set to'0' in idle state. Set to have the SCK set to'1' in idle low.					
3	CF	РНА	Clock Phase Cleared to have the data sampled when the SCK leaves the idle state (see CPOL). Set to have the data sampled when the SCK returns to idle state (s CPOL).					





Bit Number	Bit Mnemonic	Descri	ption		
		SPR2	SPR1	<u>SPR0</u>	Serial Peripheral Rate
2	SPR1	0	0	0	F _{CLK PERIPH} /2
		0	0	1	F _{CLK PERIPH} /4
		0	1	0	F _{CLK PERIPH} /8
		0	1	1	F _{CLK PERIPH} /16
		1	0	0	F _{CLK PERIPH} /32
1	SPR0	1	0	1	F _{CLK PERIPH} /64
		1	1	0	F _{CLK PERIPH} /128
		1	1	1	Invalid

Reset Value= 0001 0100b

Not bit addressable

Serial Peripheral Status Register (SPSTA)

- *Register* The Serial Peripheral Status Register contains flags to signal the following conditions:
 - Data transfer complete
 - Write collision
 - Inconsistent logic level on SS pin (mode fault error)

Table 48 describes the SPSTA register and explains the use of every bit in the register.

Table 48. SPSTA Register

SPSTA - Serial Peripheral Status and Control register (0C4H)

7	6	5	4	3	2	1	0					
SPIF	WCOL	-	MODF	-	-	-	-					
Bit Number	Bit Mnemonic	Description	Description									
7	SPIF	Cleared by ha	Serial Peripheral data transfer flag Cleared by hardware to indicate data transfer is in progress or has been approved by a clearing sequence. Set by hardware to indicate that the data transfer has been completed.									
6	WCOL	Cleared by ha	Write Collision flag Cleared by hardware to indicate that no collision has occurred or has been approved by a clearing sequence. Set by hardware to indicate that a collision has been detected.									
5	-	Reserved The value rea	ad from this bi	it is indetermir	ate. Do not se	et this bit.						
4	MODF	has been app	Mode Fault Cleared by hardware to indicate that the \overline{SS} pin is at appropriate logic level, or has been approved by a clearing sequence. Set by hardware to indicate that the \overline{SS} pin is at inappropriate logic level.									
3	-	Reserved The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit									
2	-	Reserved The value rea	ad from this bi	it is indetermir	ate. Do not se	et this bit						

Bit Number	Bit Mnemonic	Description
1	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
0	-	Reserved The value read from this bit is indeterminate. Do not set this bit.

Reset Value= 00X0 XXXXb

Not Bit addressable

Serial Peripheral DATa register (SPDAT) The Serial Peripheral Data Register (Table 49) is a read/write buffer for the receive data register. A write to SPDAT places data directly into the shift register. No transmit buffer is available in this model.

A Read of the SPDAT returns the value located in the receive buffer and not the content of the shift register.

Table 49. SPDAT Register

SPDAT - Serial Peripheral Data Register (0C5H)

7	6	5	4	3	2	1	0
R7	R6	R5	R4	R3	R2	R1	R0

Reset Value= Indeterminate

R7:R0: Receive data bits

SPCON, SPSTA and SPDAT registers may be read and written at any time while there is no on-going exchange. However, special care should be taken when writing to them while a transmission is on-going:

- Do not change SPR2, SPR1 and SPR0
- Do not change CPHA and CPOL
- Do not change MSTR
- Clearing SPEN would immediately disable the peripheral
- Writing to the SPDAT will cause an overflow





Hardware Watchdog Timer

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 14-bit counter and the WatchDog Timer ReSeT (WDTRST) SFR. The WDT is by default disabled from exiting reset. To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, it will increment every machine cycle while the oscillator is running and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST-pin.

Using the WDTTo enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR
location 0A6H. When WDT is enabled, the user needs to service it by writing to 01EH
and 0E1H to WDTRST to avoid WDT overflow. The 14-bit counter overflows when it
reaches 16383 (3FFFH) and this will reset the device. When WDT is enabled, it will
increment every machine cycle while the oscillator is running. This means the user must
write 01EH and 0E1H to WDTRST. WDTRST is a write only register. The WDT counter
cannot be read or written. When WDT overflows, it will generate an output RESET pulse
at the RST-pin. The RESET pulse duration is 96 x T_{CLK PERIPH}, where T_{CLK PERIPH} = 1/F_{CLK}
PERIPH. To make the best use of the WDT, it should be serviced in those sections of code
that will periodically be executed within the time required to prevent a WDT reset.

To have a more powerful WDT, a 2^7 counter has been added to extend the Time-out capability, ranking from 16ms to 2s @ F_{OSCA} = 12MHz. To manage this feature, refer to WDTPRG register description, Table 50.

 Table 50.
 WDTRST Register

WDTRST - Watchdog Reset Register (0A6h)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-

Reset Value = XXXX XXXXb

Write only, this SFR is used to reset/enable the WDT by writing 01EH then 0E1H in sequence.

T89C51RB2/RC2

Table 51. WDTPRG Register

WDTPRG - Watchdog Timer Out Register (0A7h)

7	6	5		4	3	2	1	0		
-	-	-		-	-	S2	S1	S0		
Bit Number	Bit Mnemonic	Descrip	otion							
7	-									
6	-									
5	-		Reserved The value read from this bit is undetermined. Do not try to set this bit.							
4	-									
3	-									
2	S2	WDT Ti	me-out	t select bit	2					
1	S1	WDT Ti	me-out	t select bit	1					
0	S0	WDT Ti	me-out	t select bit	0					
	S2 S1 0 0 0 1 0 1 1 0 1 1 1 1 1 1	0 1 0 1 0 1	$\begin{array}{c} (2^{14} - 1) \\ (2^{15} - 1) \\ (2^{16} - 1) \\ (2^{17} - 1) \\ (2^{18} - 1) \\ (2^{19} - 1) \\ (2^{20} - 1) \end{array}$	Time-out machine cycle machine cycle machine cycle machine cycle machine cycle machine cycle machine cycle machine cycle	es, 32.7 ms @ es, 65. 5 ms @ es, 131 ms @ es, 262 ms @ es, 542 ms @ es, 1.05 s @ F	$F_{OSCA}=12 MI$ $F_{OSCA}=12 MI$ $F_{OSCA}=12 MI$ $F_{OSCA}=12 MI$ $F_{OSCA}=12 MI$ $F_{OSCA}=12 MI$	Hz Hz z z z			

Reset value XXXX X000

WDT During Power Down and Idle

In Power Down mode the oscillator stops, which means the WDT also stops. While in Power Down mode the user does not need to service the WDT. There are 2 methods of exiting Power Down mode: by a hardware reset or via a level activated external interrupt which is enabled prior to entering Power Down mode. When Power Down is exited with hardware reset, servicing the WDT should occur as it normally should whenever the T89C51RB2/RC2 is reset. Exiting Power Down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service routine.

To ensure that the WDT does not overflow within a few states of exiting of powerdown, it is better to reset the WDT just before entering powerdown.

In the Idle mode, the oscillator continues to run. To prevent the WDT from resetting the T89C51RB2/RC2 while in Idle mode, the user should always set up a timer that will periodically exit Idle, service the WDT, and re-enter Idle mode.





ONCE[™] Mode (ON Chip Emulation)

The ONCE mode facilitates testing and debugging of systems using T89C51RB2/RC2 without removing the circuit from the board. The ONCE mode is invoked by driving certain pins of the T89C51RB2/RC2; the following sequence must be exercised:

- Pull ALE low while the device is in reset (RST high) and PSEN is high.
- Hold ALE low as RST is deactivated.

While the T89C51RB2/RC2 is in ONCE mode, an emulator or test CPU can be used to drive the circuit. The following table shows the status of the port pins during ONCE mode.

Normal operation is restored when normal reset is applied.

Table 52. External Pin Status during ONCE Mode

ALE	PSEN	Port 0	Port 1	Port 2	Port 3	XTAL1/2
Weak pull-up	Weak pull-up	Float	Weak pull-up	Weak pull-up	Weak pull-up	Active

"Once" is a registered trademark of Intel Corporation.

Power Management

Two power reduction modes are implemented in the T89C51RB2/RC2: the Idle mode and the Power-Down mode. These modes are detailed in the following sections. In addition to these power reduction modes, the clocks of the core and peripherals can be dynamically divided by 2 using the X2 mode detailed in Section "Clock".

Reset

A reset is required after applying power at turn-on. To achieve a valid reset, the reset signal must be maintained for at least 2 machine cycles (24 oscillator clock periods) while the oscillator is running and stabilized and VCC established within the specified operating ranges. A device reset initializes the T89C51RB2/RC2 and vectors the CPU to address 0000h. RST input has a pull-down resistor allowing power-on reset by simply connecting an external capacitor to V_{DD} as shown in Figure 31. Resistor value and input characteristics are discussed in the Section "DC Characteristics" of the T89C51RB2/RC2 datasheet. The status of the Port pins during reset is detailed in Table 53.

Figure 31. Reset Circuitry and Power-On Reset




Table 53.	Pin Conditions in Special Operating Modes	

Mode	Port 0	Port 1	Port 2	Port 3	Port 4	ALE	PSEN#
Reset	Floating	High	High	High	High	High	High
Idle	Data	Data	Data	Data	Data	High	High
Power- Down	Data	Data	Data	Data	Data	Low	Low

Reset Recommendation to Prevent Flash Corruption

A bad reset sequence will lead to bad microcontroller initialization and system registers like SFR's, Program Counter, etc. will not be correctly initialized. A bad initialization may lead to unpredictable behaviour of the C51 microcontroller.

An example of this situation may occur in an instance where the bit ENBOOT in AUXR1 register is initialized from the hardware bit BLJB upon reset. Since this bit allows mapping of the bootloader in the code area, a reset failure can be critical.

If one wants the ENBOOT cleared inorder to unmap the boot from the code area (yet due to a bad reset) the bit ENBOOT in SFR's may be set. If the value of Program Counter is accidently in the range of the boot memory addresses then a flash access (write or erase) may corrupt the Flash on-chip memory.

It is recommended to use an external reset circuitry featuring power supply monitoring to prevent system malfunction during periods of insufficient power supply voltage(power supply failure, power supply switched off).






Idle Mode	An instruction that sets PCON. 0 indicates that it is the last instruction to be executed before going into Idle mode. In Idle mode, the internal clock signal is gated off to the CPU, but not to the interrupt, Timer, and Serial Port functions. The CPU status is pre- served in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator and all other registers maintain their data during idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high level.
	There are two ways to terminate the Idle mode. Activation of any enabled interrupt will cause PCON. 0 to be cleared by hardware, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to be executed will be the one following the instruction that put the device into idle.
	The flag bits GF0 and GF1 can be used to give an indication if an interrupt occurred dur- ing normal operation or during idle. For example, an instruction that activates idle can also set one or both flag bits. When idle is terminated by an interrupt, the interrupt ser- vice routine can examine the flag bits.
	The other way of terminating the Idle mode is with a hardware reset. Since the clock oscillator is still running, the hardware reset needs to be held active for only two machine cycles (24 oscillator periods) to complete the reset.
Power-down Mode	To save maximum power, a power-down mode can be invoked by software (refer to Table 5, PCON register).
	In power-down mode, the oscillator is stopped and the instruction that invoked power- down mode is the last instruction executed. The internal RAM and SFRs retain their value until the power-down mode is terminated. V_{CC} can be lowered to save further power. Either a hardware reset or an external interrupt can cause an exit from power- down. To properly terminate power-down, the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize.
	Only external interrupts INT0, INT1 and Keyboard Interrupts are useful to exit from power-down. For that, interrupt must be enabled and configured as level or edge sensi- tive interrupt input. When Keyboard Interrupt occurs after a power down mode, 1024 clocks are necessary to exit to power down mode and enter in operating mode.
	Holding the pin low restarts the oscillator but bringing the pin high completes the exit as detailed in Figure 32. When both interrupts are enabled, the oscillator restarts as soon as one of the two inputs is held low and power down exit will be completed when the first input will be released. In this case the higher priority interrupt service routine is executed. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put T89C51RB2/RC2 into power-down mode.

T89C51RB2/RC2

Figure 32. Power-down Exit Waveform



Exit from power-down by reset redefines all the SFRs, exit from power-down by external interrupt does no affect the SFRs.

Exit from power-down by either reset or external interrupt does not affect the internal RAM content.

Note: If idle mode is activated with power-down mode (IDL and PD bits set), the exit sequence is unchanged, when execution is vectored to interrupt, PD and IDL bits are cleared and idle mode is not entered.

Table shows the state of ports during idle and power-down modes.

Table 54.	State of	Ports
-----------	----------	-------

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Port Data*	Port Data	Port Data	Port Data
Idle	External	1	1	Floating	Port Data	Address	Port Data
Power Down	Internal	0	0	Port Dat*	Port Data	Port Data	Port Data
Power Down	External	0	0	Floating	Port Data	Port Data	Port Data

* Port 0 can force a 0 level. A "one" will leave port floating.





Power-off Flag

The power-off flag allows the user to distinguish between a "cold start" reset and a "warm start" reset.

A cold start reset is the one induced by V_{CC} switch-on. A warm start reset occurs while V_{CC} is still applied to the device and could be generated for example by an exit from power-down.

The power-off flag (POF) is located in PCON register (Table 55). POF is set by hardware when V_{CC} rises from 0 to its nominal voltage. The POF can be set or cleared by software allowing the user to determine the type of reset.

Table 55. PCON Register

7	6	5	4	3	2	1	0		
SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL		
Bit Number	Bit Mnemonic	Description							
7	SMOD1	Serial port N Set to select		rate in mode 1	, 2 or 3.				
6	SMOD0	Cleared to se	erial port Mode bit 0 cleared to select SM0 bit in SCON register. et to select FE bit in SCON register.						
5	-	Reserved The value rea	ad from this b	it is indetermir	ate. Do not se	et this bit.			
4	POF		cognize next	reset type. ₂ rises from 0 t	o its nominal v	oltage. Can a	llso be set by		
3	GF1			al purpose usa pose usage.	ge.				
2	GF0	Cleared by u	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.						
1	PD	Cleared by h	Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.						
0	IDL	Cleared by h	dle mode bit Cleared by hardware when interrupt or reset occurs. Set to enter idle mode.						

PCON - Power Control Register (87h)

Reset Value = 00X1 0000b Not bit addressable

Reduced EMI Mode

The ALE signal is used to demultiplex address and data buses on port 0 when used with external program or data memory. Nevertheless, during internal code execution, ALE signal is still generated. In order to reduce EMI, ALE signal can be disabled by setting AO bit.

The AO bit is located in AUXR register at bit location 0.As soon as AO is set, ALE is no longer output but remains active during MOVX and MOVC instructions and external fetches. During ALE disabling, ALE pin is weakly pulled high.

Table 56. AUXR Register

AUXR - Auxiliar	y Register	(8Eh)
-----------------	------------	-------

7	6	5	4	3	2	1	0	
-	-	MO	-	XRS1	XRS0	EXTRAM	AO	
Bit Number	Bit Mnemonic	Description						
7	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit		
6	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit		
5	MO	periods (defa	Cleared to stretch MOVX control: the RD/ and the WR/ pulse length is 6 clock periods (default). Set to stretch MOVX control: the RD/ and the WR/ pulse length is 30 clock					
4	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit		
3	XRS1	XRAM Size						
2	XRS0	XRS1 XRS 0 0 0 1 1 0 1 1		es (default) es es				
1	EXTRAM	EXTRAM bit Cleared to access internal XRAM using movx @ Ri/ @ DPTR. Set to access external memory. Programmed by hardware after Power-up regarding Hardware Security Byte (HSB), default setting, XRAM selected.						
0	AO	Cleared, ALE X2 mode is u	ALE Output bit Cleared, ALE is emitted at a constant rate of 1/6 the oscillator frequency (or 1/3 if X2 mode is used). (default) Set, ALE is active only during a MOVX or MOVC instruction is used.					





Note:

Electrical Characteristics

Absolute Maximum Ratings(*)

Operating Temperature Range 0°C to 70°C (Commercial)
-40°C to 85°C (Industrial)
Storage Temperature
Voltage on VCC to VSS0.5V to + 6.5V
Voltage on Any Pin to VSS0.5V to VCC + 0.5V
Power Dissipation 1 W ⁽¹⁾

*Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note: 1. This value is based on the maximum allowable die temperature and the thermal resistance of the package.

T89C51RB2/RC2

DC Parameters for Standard Voltage

TA = 0°C to +70°C; $V_{SS} = 0V$; $V_{CC} = 5V \pm 10\%$; F = 0 to 40 MHz. TA = -40°C to +85°C; $V_{SS} = 0V$; $V_{CC} = 5V \pm 10\%$; F = 0 to 40 MHz. **Table 57.** DC Parameters in Standard Voltage

Symbol	Parameter	Min	Тур	Мах	Unit	Test Conditions
V _{IL}	Input Low Voltage	-0.5		0.2 V _{CC} - 0.1	V	
V _{IH}	Input High Voltage except RST, XTAL1,	0.2 V _{CC} + 0.9		V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage RST, XTAL1	0.7 V _{CC}		V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage, ports 1, 2, 3, 4 and 5 ⁽⁶⁾			0.3 0.45 1.0	V V V	$\begin{split} I_{OL} &= 100 \; \mu A^{(4)} \\ I_{OL} &= 1.6 \; m A^{(4)} \\ I_{OL} &= 3.5 \; m A^{(4)} \end{split}$
V _{OL1}	Output Low Voltage, port 0, ALE, PSEN (6)			0.3 0.45 1.0	V V V	$I_{OL} = 200 \ \mu A^{(4)}$ $I_{OL} = 3.2 \ m A^{(4)}$ $I_{OL} = 7.0 \ m A^{(4)}$
V _{OH}	Output High Voltage, ports 1, 2, 3, 4 and 5	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5			V V V	$I_{OH} = -10 \ \mu A$ $I_{OH} = -30 \ \mu A$ $I_{OH} = -60 \ \mu A$ $V_{CC} = 5V \pm 10\%$
V _{OH1}	Output High Voltage, port 0, ALE, PSEN	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5			V V V	$I_{OH} = -200 \ \mu A$ $I_{OH} = -3.2 \ m A$ $I_{OH} = -7.0 \ m A$ $V_{CC} = 5V \pm 10\%$
R _{RST}	RST Pulldown Resistor	50	90 ⁽⁵⁾	200	kΩ	
I _{IL}	Logical 0 Input Current ports 1, 2, 3, 4 and 5			-50	μΑ	Vin = 0.45 V
I _{LI}	Input Leakage Current			±10	μΑ	$0.45V < Vin < V_{CC}$
I_{TL}	Logical 1 to 0 Transition Current, ports 1, 2, 3, 4 and 5			-650	μΑ	Vin = 2.0 V
C _{IO}	Capacitance of I/O Buffer			10	pF	Fc = 1 MHz TA = 25°C
I _{PD}	Power Down Current		100	150	μA	4. 5V < V_{CC} < 5. 5 $V^{(3)}$
ICCIDLE	Power Supply Current on idle mode (7)			TBD	mA	
I _{CC}	Power Supply Current on normal mode (7)			0.4 Freq (Mhz) + 3 mA	mA	
I _{CCOP1}	Power Supply Current Flash programming (7)			0.4 Freq (Mhz) + 20 mA	mA	

Note: 3. Power Down I_{CC} is measured with all output pins disconnected; EA = V_{SS} , PORT 0 = V_{CC} ; XTAL2 NC.; RST = V_{SS}

4. Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL}s of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operation. In the worst cases (capacitive loading 100pF), the noise pulse on the ALE line may exceed 0.45V with maxi V_{OL} peak 0.6V. A Schmitt Trigger use is not necessary.

5. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and 5V.

6. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin: 10 mA Maximum I_{OL} per 8-bit port:

Port 0: 26 mA





Ports 1, 2 and 3: 15 mA Maximum total I_{OL} for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

7. For other values, please contact your sales office.

DC Parameters for Low Voltage

 $\begin{array}{l} {\sf T}_{\sf A}=0^{\circ}{\sf C} \mbox{ to } +70^{\circ}{\sf C}; \mbox{ } {\sf V}_{{\rm SS}}=0{\sf V}; \mbox{ } {\sf V}_{{\rm CC}}=2.7{\sf V} \mbox{ to } 3.3{\sf V}; \mbox{ } {\sf F}=0 \mbox{ to } 20 \mbox{ MHz}. \\ {\sf T}_{\sf A}=-40^{\circ}{\sf C} \mbox{ to } +85^{\circ}{\sf C}; \mbox{ } {\sf V}_{{\rm SS}}=0{\sf V}; \mbox{ } {\sf V}_{{\rm CC}}=2.7{\sf V} \mbox{ to } 3.3{\sf V}; \mbox{ } {\sf F}=0 \mbox{ to } 20 \mbox{ MHz}. \\ \end{array}$

Table 58. DC Parameters for Low Voltage

Symbol	Parameter	Min	Тур	Мах	Unit	Test Conditions
V _{IL}	Input Low Voltage	-0.5		0.2 V _{CC} - 0.1	V	
V _{IH}	Input High Voltage except RST, XTAL1	0.2 V _{CC} + 0.9		V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage, RST, XTAL1	0.7 V _{CC}		V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage, ports 1, 2, 3, 4 and 5 ⁽⁶⁾			0.45	V	$I_{OL} = 0.8 \text{ mA}^{(4)}$
V _{OL1}	Output Low Voltage, port 0, ALE, PSEN (6)			0.45	V	I _{OL} = 1.6 mA ⁽⁴⁾
V _{OH}	Output High Voltage, ports 1, 2, 3, 4 and 5	0.9 V _{CC}			V	I _{OH} = -10 μA
V _{OH1}	Output High Voltage, port 0, ALE, PSEN	0.9 V _{CC}			V	I _{OH} = -40 μA
I _{IL}	Logical 0 Input Current ports 1, 2, 3			-50	μA	Vin = 0.45 V
I _{LI}	Input Leakage Current			±10	μA	0.45V < Vin < V _{CC}
Ι _{τι}	Logical 1 to 0 Transition Current, ports 1, 2, 3,			-650	μA	Vin = 2.0 V
R _{RST}	RST Pulldown Resistor	50	90 (5)	200	kΩ	
CIO	Capacitance of I/O Buffer			10	pF	Fc = 1 MHz T _A = 25°C
I _{PD}	Power Down Current		10 (5)	50	μA	$V_{CC} = 2.5 V \text{ to } 3.5 V^{(3)}$
I _{CC}	Power Supply Current ⁽⁷⁾		TBD		mA mA	$V_{CC} = 3.3 V^{(1)}$ $V_{CC} = 3.3 V^{(2)}$

Note: 1. Operating I_{CC} is measured with all output pins disconnected; XTALA1 driven with T_{CLCH}, T_{CHCL} = 5 ns (see Figure 36.), V_{IL} = V_{SS} + 0.5 V,

 $V_{IH} = V_{CC} - 0.5V$; XTAL2 N. C. ; $\overline{EA} = RST = Port 0 = V_{CC}$. I_{CC} would be slightly higher if a crystal oscillator used.

2. Idle I_{CC} is measured with all output pins disconnected; XTAL1 driven with T_{CLCH} , $T_{CHCL} = 5$ ns, $V_{IL} = V_{SS} + 0.5$ V, $V_{IH} = V_{CC} - 0.5$ V; XTAL2 N. C; Port 0 = V_{CC} ; EA = RST = V_{SS} (see Figure 33).

3. Power Down I_{CC} is measured with all output pins disconnected; EA = V_{SS}, PORT 0 = V_{CC}; XTAL2 NC.; RST = V_{SS}


- 4. Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL}s of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operation. In the worst cases (capacitive loading 100pF), the noise pulse on the ALE line may exceed 0.45V with maxi V_{OL} peak 0.6V. A Schmitt Trigger use is not necessary.
- 5. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and 5V.


 Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} per port pin: 10 mA Maximum I_{OL} per 8-bit port: Port 0: 26 mA Ports 1, 2 and 3: 15 mA Maximum total I_{OL} for all output pins: 71 mA


If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

7. For other values, please contact your sales office.











All other pins are disconnected.






All other pins are disconnected.





Figure 36. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes



AC Parameters

Explanation of the AC Symbols

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

Example: T_{AVLL} = Time for Address Valid to ALE Low. T_{LLPL} = Time for ALE Low to PSEN Low.

 $\begin{array}{l} T_{A}=0 \ to \ +70^{\circ}C; \ V_{SS}=0V; \ V_{CC}=5V\pm10\%; \ M \ range. \\ T_{A}=-40^{\circ}C \ to \ +85^{\circ}C; \ V_{SS}=0V; \ V_{CC}=5V\pm10\%; \ M \ range. \\ T_{A}=0 \ to \ +70^{\circ}C; \ V_{SS}=0V; \ 2.7V < V_{CC} < 3.3V; \ L \ range. \\ T_{A}=-40^{\circ}C \ to \ +85^{\circ}C; \ V_{SS}=0V; \ 2.7V < V_{CC} < 3.3V; \ L \ range. \end{array}$

(Load Capacitance for port 0, ALE and PSEN = 100 pF; Load Capacitance for all other outputs = 80 pF.)

Table 59, Table 62 and Table 65 give the description of each AC symbols.

Table 68, Table 65 and Table 67 give for each range the AC parameter.

Table 68, Table 67 and Table 66 give the frequency derating formula of the AC parameter for each speed range description. To calculate each AC symbols. take the x value in the corresponding column (-M or -L) and use this value in the formula.

Example: T_{LLIU} for -M and 20 MHz, Standard clock. x = 35 ns T 50 ns $T_{CCIV} = 4T - x = 165$ ns

External Program Memory Characteristics

Table 59. Symbol Description

Symbol	Parameter
Т	Oscillator clock period
T _{LHLL}	ALE pulse width
T _{AVLL}	Address Valid to ALE
T _{LLAX}	Address Hold After ALE
T _{LLIV}	ALE to Valid Instruction In
T _{LLPL}	ALE to PSEN
T _{PLPH}	PSEN Pulse Width
T _{PLIV}	PSEN to Valid Instruction In
T _{PXIX}	Input Instruction Hold After PSEN
T _{PXIZ}	Input Instruction Float After PSEN
T _{AVIV}	Address to Valid Instruction In
T _{PLAZ}	PSEN Low to Address Float

Table 60. AC Parameters for a Fix Clock

Symbol	-	Μ	-L		Units
	Min	Max	Min	Max	
Т	25		25		ns
T _{LHLL}	35		35		ns
T _{AVLL}	5		5		ns
T _{LLAX}	5		5		ns
T _{LLIV}		65		65	ns
T _{LLPL}	5		5		ns
T _{PLPH}	50		50		ns
T _{PLIV}		30		30	ns
T _{PXIX}	0		0		ns
T _{PXIZ}		10		10	ns
T _{AVIV}		80		80	ns
T _{PLAZ}		10		10	ns






Symbol	Туре	Standard Clock	X2 Clock	X parameter for -M range	X parameter for -L range	Units
T _{LHLL}	Min	2 T - x	T - x	15	15	ns
T _{AVLL}	Min	T - x	0.5 T - x	20	20	ns
T _{LLAX}	Min	Т - х	0.5 T - x	20	20	ns
T _{LLIV}	Max	4 T - x	2 T - x	35	35	ns
T _{LLPL}	Min	T - x	0.5 T - x	15	15	ns
T _{PLPH}	Min	3 T - x	1.5 T - x	25	25	ns
T _{PLIV}	Max	3 T - x	1.5 T - x	45	45	ns
T _{PXIX}	Min	x	х	0	0	ns
T _{PXIZ}	Max	T - x	0.5 T - x	15	15	ns
T _{AVIV}	Max	5 T - x	2.5 T - x	45	45	ns
T _{PLAZ}	Max	х	х	10	10	ns

 Table 61. AC Parameters for a Variable Clock

External Program Memory Read Cycle

Figure 37. External Program Memory Read Cycle



External Data Memory Characteristics

Table 62. Symbol Description

Symbol	Parameter
T _{RLRH}	RD Pulse Width
T _{WLWH}	WR Pulse Width
T _{RLDV}	RD to Valid Data In
T _{RHDX}	Data Hold After RD
T _{RHDZ}	Data Float After RD
T _{LLDV}	ALE to Valid Data In
T _{AVDV}	Address to Valid Data In
T _{LLWL}	ALE to WR or RD
T _{AVWL}	Address to WR or RD
T _{QVWX}	Data Valid to \overline{WR} Transition
T _{QVWH}	Data set-up to WR High
T _{WHQX}	Data Hold After WR
T _{RLAZ}	RD Low to Address Float
T _{WHLH}	RD or WR High to ALE high

Table 63. AC Parameters for a Fix Clock

	-1	-М		-L	
Symbol	Min	Мах	Min	Max	Units
T _{RLRH}	125		125		ns
T _{WLWH}	125		125		ns
T _{RLDV}		95		95	ns
T _{RHDX}	0		0		ns
T _{RHDZ}		25		25	ns
T _{LLDV}		155		155	ns
T _{AVDV}		160		160	ns
T _{LLWL}	45	105	45	105	ns
T _{AVWL}	70		70		ns
T _{QVWX}	5		5		ns
T _{QVWH}	155		155		ns
T _{WHQX}	10		10		ns
T _{RLAZ}	0		0		ns
T _{WHLH}	5	45	5	45	ns




AIMEL

Table 64. AC Parameters for a Variable Clock

Symbol	Туре	Standard Clock	X2 Clock	X parameter for - M range	X parameter for - L range	Units
T _{RLRH}	Min	6 T - x	3 T - x	25	25	ns
T _{WLWH}	Min	6 T - x	3 T - x	25	25	ns
T _{RLDV}	Max	5 T - x	2.5 T - x	30	30	ns
T _{RHDX}	Min	x	х	0	0	ns
T _{RHDZ}	Max	2 T - x	T - x	25	25	ns
T _{LLDV}	Max	8 T - x	4T -x	45	45	ns
T _{AVDV}	Max	9 T - x	4. 5 T - x	65	65	ns
T _{LLWL}	Min	3 T - x	1.5 T - x	30	30	ns
T _{LLWL}	Max	3 T + x	1.5 T + x	30	30	ns
T _{AVWL}	Min	4 T - x	2 T - x	30	30	ns
T _{QVWX}	Min	T - x	0.5 T - x	20	20	ns
T _{QVWH}	Min	7 T - x	3.5 T - x	20	20	ns
T _{WHQX}	Min	T - x	0.5 T - x	15	15	ns
T _{RLAZ}	Max	x	х	0	0	ns
T _{WHLH}	Min	T - x	0.5 T - x	20	20	ns
T _{WHLH}	Max	T + x	0.5 T + x	20	20	ns

External Data Memory Write Cycle





External Data Memory Read Cycle




Figure 39. External Data Memory Read Cycle

Serial Port Timing – Shift Register Mode

Table 65. Symbol Description

Symbol	Parameter
T _{XLXL}	Serial port clock cycle time
T _{QVHX}	Output data set-up to clock rising edge
T _{XHQX}	Output data hold after clock rising edge
T _{XHDX}	Input data hold after clock rising edge
T _{XHDV}	Clock rising edge to input data valid

Table 66. AC Para	meters for a Fix Clock
-------------------	------------------------

	-М		-		
Symbol	Min	Мах	Min	Мах	Units
T _{XLXL}	300		300		ns
T _{QVHX}	200		200		ns
T _{XHQX}	30		30		ns
T _{XHDX}	0		0		ns
T _{XHDV}		117		117	ns






Symbol	Туре	Standard Clock	X2 Clock	X parameter for -M range	X parameter for -L range	Units
T _{XLXL}	Min	12 T	6 T			ns
T _{QVHX}	Min	10 T - x	5 T - x	50	50	ns
T _{XHQX}	Min	2 T - x	T - x	20	20	ns
T _{XHDX}	Min	х	х	0	0	ns
T _{XHDV}	Max	10 T - x	5 T- x	133	133	ns

Table 67. AC Parameters for a Variable Clock

Shift Register Timing Waveforms

Figure 40. Shift Register Timing Waveforms



Flash EEPROM Programming and Verification Characteristics

Table 68. Flash Programming Parameters

TA = 21°C to 27°C; V_{SS} = 0V; V_{CC} = 5V \pm 10%.

Symbol	Parameter	Min	Max	Units
1/T _{CLCL}	Oscillator Frequency	4	6	MHz
T _{EHAZ}	Control to address float		48 T _{CLCL}	
T _{AVGL}	Address Setup to PROG Low	48 T _{CLCL}		
T _{GHAX}	Address Hold after PROG	48 T _{CLCL}		
T _{DVGL}	Data Setup to PROG Low	48 T _{CLCL}		
T _{GHDX}	Data Hold after PROG	48 T _{CLCL}		
T _{GLGH}	PROG Width for PGMC and PGXC*	10	20	ms
T _{GLGH}	PROG Width for PGML	48 T _{CLCL}		
T _{AVQV}	Address to Valid Data		48 T _{CLCL}	
T _{ELQV}	ENABLE Low to Data Valid		48 T _{CLCL}	
T _{EHQZ}	Data Float after ENABLE	0	48 T _{CLCL}	

Flash EEPROM Programming and Verification Waveforms




Figure 41. Flash EEPROM Programming and Verification Waveforms


External Clock Drive Characteristics (XTAL1)

Table 69. External Clock Drive Characteristics (XTAL1)

Symbol	Parameter	Min	Мах	Units
T _{CLCL}	Oscillator Period	25		ns
T _{CHCX}	High Time	3		ns
T _{CLCX}	Low Time	3		ns
T _{CLCH}	Rise Time		3	ns
T _{CHCL}	Fall Time		3	ns
T _{CHCX} /T _{CLCX}	Cyclic ratio in X2 mode	40	60	%


External Clock Drive Waveforms

Figure 42. External Clock Drive Waveforms



AC Testing Input/Output Waveforms

Figure 43. AC Testing Input/Output Waveforms




AC inputs during testing are driven at V_{CC} - 0.5 for a logic "1" and 0.45V for a logic "0". Timing measurement are made at V_{IH} min. for a logic "1" and V_{IL} max for a logic "0".





Float Waveforms

Figure 44. Float Waveforms



For timing purposes as port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs. I_{OL}/I_{OH} $\geq \pm$ 20 mA.

Clock Waveforms

Valid in normal clock mode. In X2 mode XTAL2 must be changed to XTAL2/2.

T89C51RB2/RC2




Figure 45. Clock Waveforms

This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though ($T_A=25^{\circ}C$ fully loaded) \overline{RD} and \overline{WR} propagation delays are approximately 50ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.



MEI

Flash EEPROM Memory	The Flash memory increases EPROM and ROM functionality with in-circuit electrical erasure and programming. It contains 16K or 32K bytes of program memory organized respectively in 128 or 256 pages of 128 bytes. This memory is both parallel and serial In-System Programmable (ISP). ISP allows devices to alter their own program memory in the actual end product under software control. A default serial loader (bootloader) program allows ISP of the Flash. The programming does not require 12V external programming voltage. The necessary high programming voltage is generated on-chip using the standard V _{CC} pins of the
	microcontroller.
Features	 Flash E²PROM internal program memory. Boot vector allows user provided Flash loader code to reside anywhere in the Flash memory space. This configuration provides flexibility to the user. Default loader in Boot ROM allows programming via the serial port without the need of a user provided loader. Up to 64K byte external program memory if the internal program memory is disabled (EA = 0). Programming and erase voltage with standard 5V or 3V V_{CC} supply. Read/Programming/Erase: Byte-wise read without wait state Byte or page erase and programming (10 ms) Typical programming time (32K bytes) in 10s Parallel programming with 87C51 compatible hardware interface to programmer Programmable security for the code in the Flash 10k write cycles 10 years data retention
Flash Programming and Erasure	 The 16K or 32K bytes Flash is programmed by bytes or by pages of 128 bytes. It is not necessary to erase a byte or a page before programming. The programming of a byte or a page includes a self erase before programming. There are three methods of programming the Flash memory: First, the on-chip ISP bootloader may be invoked which will use low level routines to program the pages. The interface used for serial downloading of Flash is the UART. Second, the Flash may be programmed or erased in the end-user application by calling low-level routines through a common entry point in the Boot ROM. Third, the Flash may be programmed using the parallel method by using a conventional EPROM programmer. The parallel programming method used by these devices is similar to that used by EPROM 87C51 but it is not identical and the commercially available programmers need to have support for the T89C51RB2/RC2. The bootloader and the Application Programming Interface (API) routines are located in the BOOT ROM.

Flash Registers and Memory Map

The T89C51RB2/RC2 Flash memory uses several registers for his management:

- Hardware registers can only be accessed through the parallel programming modes which are handled by the parallel programmer.
- Software registers are in a special page of the Flash memory which can be accessed through the API or with the parallel programming modes. This page, called "Extra Flash Memory", is not in the internal Flash program memory addressing space.

Hardware Register The only hardware register of the T89C51RB2/RC2 is called Hardware Security Byte (HSB).

7	6	5	4	3	2	1	0
X2	BLJB	-	-	XRAM	LB2	LB1	LB0
Bit Number	Bit Mnemonic	Description					
7	X2	0	2 Mode rogrammed to force X2 mode (6 clocks per instruction) Inprogrammed to force X1 mode, Standard Mode. (Default)				
6	BLJB	Boot Loader Jump Bit Unprogrammed this bit to start the user's application on next reset at address 0000h. Programmed this bit to start the boot loader at address F800h (Default).					
5	-	Reserved					
4	-	Reserved					
3	XRAM	XRAM config bit (only programmable by programmer tools) Programmed to inhibit XRAM Unprogrammed, this bit to valid XRAM (Default)					
2-0	LB2-0	User Memory See Table 71	/ Lock Bits (only program	mable by pro	grammer too	ols)

Table 70. Hardware Security Byte (HSB)

Boot Loader Jump Bit (BLJB)

One bit of the HSB, the BLJB bit, is used to force the boot address:

- When this bit is set the boot address is 0000h.
- When this bit is reset the boot address is F800h. By default, this bit is cleared and the ISP is enabled.

Flash Memory Lock Bits

The three lock bits provide different levels of protection for the on-chip code and data, when programmed as shown in Table 71.





Program Lock Bits					
Security level	LB0	LB1	LB2	Protection description	
1	U	U	U	No program lock features enabled.	
2	Ρ	U	U	MOVC instruction executed from external program memory is disabled from fetching code bytes from internal memory, \overline{EA} is sampled and latched on reset, and further parallel programming of the Flash is disabled. ISP and software programming with API are still allowed.	
3	х	Ρ	U	Same as 2, also verify through parallel programming interface is disabled.	
4	Х	Х	Р	Same as 3, also external execution is disabled. (Default)	

Note: U: unprogrammed or "one" level.

P: programmed or "zero" level.

X: do not care

WARNING: Security level 2 and 3 should only be programmed after Flash and code verification.

These security bits protect the code access through the parallel programming interface. They are set by default to level 4. The code access through the ISP is still possible and is controlled by the "software security bits" which are stored in the extra Flash memory accessed by the ISP firmware.

To load a new application with the parallel programmer, a chip erase must first be done. This will set the HSB in its inactive state and will erase the Flash memory. The part reference can always be read using Flash parallel programming modes.

The default value of the HSB provides parts ready to be programmed with ISP:

- BLJB: Programmed force ISP operation.
- X2: Unprogrammed to force X1 mode (Standard Mode).
- XRAM: Unprogrammed to valid XRAM
- LB2-0: Security level four to protect the code from a parallel access with maximum security.

Software Registers

Default Values

Several registers are used, in factory and by parallel programmers, to make copies of hardware registers contents. These values are used by Atmel ISP (see Section "In-System Programming (ISP)", page 101).

These registers are in the "Extra Flash Memory" part of the Flash memory. This block is also called "XAF" or eXtra Array Flash. They are accessed in the following ways:

- Commands issued by the parallel memory programmer.
- Commands issued by the ISP software.
- Calls of API issued by the application software.

Several software registers described in Table 72.

Mnemonic	Definition	Default value	Description
SBV	Software Boot Vector	FCh	
HSB	Copy of the Hardware security byte	101x 1011b	
BSB	Boot Status Byte	0FFh	
SSB	Software Security Byte	FFh	
	Copy of the Manufacturer Code	58h	ATMEL
	Copy of the Device ID #1: Family Code	D7h	C51 X2, Electrically Erasable
	Copy of the Device ID #2: memories	F7h	T89C51RB2/RC2 32KB
	size and type	FBh	T89C51RB2/RC2 16 KB
	Copy of the Device ID #3: name and revision	EFh	T89C51RB2/RC2 32KB, Revision 0
		FFh	T89C51RB2/RC2 16 KB, Revision 0

After programming the part by ISP, the BSB must be cleared (00h) in order to allow the application to boot at 0000h.

The content of the Software Security Byte (SSB) is described in Table 72 and Table 74.

To assure code protection from a parallel access, the HSB must also be at the required level.

7	6	5	4	3	2	1	0
-	-	-	-	-	-	LB1	LB0
Bit Number	Bit Mnemonic	Description					
7	-	Reserved Do not clear t	his bit.				
6	-	Reserved Do not clear t	his bit.				
5	-	Reserved Do not clear t	his bit.				
4	-	Reserved Do not clear t	his bit.				
3	-	Reserved Do not clear t	his bit.				
2	-	Reserved Do not clear t	his bit.				
1-0	LB1-0	User Memory See Table 74					

Table 73. Software Security Byte

The two lock bits provide different levels of protection for the on-chip code and data, when programmed as shown to Table 74.





Table 74. Program Lock bits of the SSB

Program	Program Lock Bits			
Security level	LB0	LB1	Protection description	
1	U	U	lo program lock features enabled.	
2	Р	U	P programming of the Flash is disabled.	
3	Х	Р	ame as 2, also verify through ISP programming interface is disabled.	

Note: U: unprogrammed or "one" level.


P: programmed or "zero" level.

X: do not care

WARNING: Security level 2 and 3 should only be programmed after Flash and code verification.

Flash Memory Status T89C51RB2/RC2 parts are delivered in standard with the ISP boot in the Flash memory. After ISP or parallel programming, the possible contents of the Flash memory are summarized on the figure below:

Figure 46. Flash memory possible contents



Memory Organization

In the T89C51RB2/RC2, the lowest 16K or 32K of the 64Kb program memory address space is filled by internal Flash.

When the EA pin high, the processor fetches instructions from internal program Flash. Bus expansion for accessing program memory from 16K or 32K upward automatic since external instruction fetches occur automatically when the program counter exceeds 3FFFh (16K) or 7FFFh (32K). If the EA pin is tied low, all program memory fetches are from external memory.

Boot process

Boot Flash

When the user application programs its own Flash memory, all of the low level details are handled by a code that is permanently contained in a 2k byte "Boot ROM". A user program simply calls the common entry point in the Boot ROM with appropriate parameters to accomplish the desired operation. Boot ROM operations include: erase block, program byte or page, verify byte or page, program security lock bit, etc. The Boot ROM is placed in the program memory space at the top of the address space from F800h to FFFFh.



	FFFO	Entry point for API	
	F800	ISP start]
Reset Code Execution	At the falling edge of reset (unless set as described below), the T890 bit is set, it jumps to 0000h and it ware reads a special Flash registe zero, power-up execution starts a the user's application code. Whe Vector is used as the high byte o The factory default setting is FC custom boot loader can be writte address.	C51RB2/RC2 reads the BLJB bit f not, it jumps to F800h. At this a er: the Software Boot Vector (SE at location 0000h, which is the n en the Boot Status Bit is set, the f the execution address and the Ch, corresponding to default RC	in the HSB byte. If this address, the boot soft- BV). If the BSB is set to normal start address of e contents of the Boot low byte is set to 00h. DM ISP boot loader. A
Hardware Activation of the Boot Loader	The default boot loader can also ALE HIGH (or not connected) at t be built that will normally execute default ISP operation.	he falling edge of RESET. This a	allows an application to
	As PSEN has the same structur defined in the DC parameters.	re as P1-P3, the current to forc	$\approx \overline{PSEN}$ to 0 as I_{TL} is
	User application should take ca HIGH) 24 clock cycles after falling		ons (\overline{PSEN} LOW, \overline{EA}
	If the factory default setting for th to the ISP default Flash boot load		I, it will no longer point
		d with hardware conditions on \overline{PS}	
		the end user application) that pr of the Software Boot Vector and	
	Through the parallel program	ming method.	







After programming the Flash, the status byte should be programmed to zero in order to allow execution of the user's application code beginning at address 0000h.

Boot Process Summary

The boot process is summarized on the following flowchart:





100 **T89C51RB2/RC2**

In-System Programming (ISP)

The In-System Programming (ISP) is performed without removing the microcontroller from the system. The ISP facility consists of a series of internal hardware resources coupled with internal firmware to facilitate remote programming of theT89C51RB2/RC2 through the serial port.

The Atmel ISP facility has made in-circuit programming in an embedded application possible with a minimum of additional expense in components and circuit board area.

The ISP function through UART uses four pins: TxD, RxD, V_{SS} , V_{CC} . Only a small connector needs to be available to interface the application to an external circuit in order to use this feature.

Using In-System Programming (ISP) The ISP feature allows a wide range of baud rates in the user application. It is also adaptable to a wide range of oscillator frequencies. This is accomplished by measuring the bit-time of a single bit in a received character. This information is then used to program the baud rate in terms of timer counts based on the oscillator frequency. The ISP feature requires that an initial character (an uppercase U) be sent to the T89C51RB2/RC2 to establish the baud rate. The ISP firmware provides auto-echo of received characters.

> Once baud rate initialization has been performed, the ISP firmware will only accept Intel Hex-type records. Intel Hex records consist of ASCII characters used to represent hexadecimal values and are summarized below:

:NNAAAARRDD. DDCC

T89C51RB2/RC2 will accept up to 16 (10h) data bytes. The "AAAA" string represents the address of the first byte in the record. If there are zero bytes in the record, this field is often set to "0000". The "RR" string indicates the record type. A record type of "00" is a data record. A record type of "01" indicates the end-of-file mark. In this application, additional record types will be added to indicate either commands or data for the ISP facility. The "DD" string represents the data bytes. The maximum number of data bytes in a record is limited to 16 (decimal). The "CC" string represents the checksum byte. ISP commands are summarized in Table 75.

As a record is received by the T89C51RB2/RC2, the information in the record is stored internally and a checksum calculation is performed and compared to "CC".

The operation indicated by the record type is not performed until the entire record has been received. Should an error occur in the checksum, the T89C51RB2/RC2 will send an "X" out the serial port indicating a checksum error. If the checksum calculation is found to match the checksum in the record, then the command will be executed. In most cases, successful reception of the record will be indicated by transmitting a ". " character out the serial port (displaying the contents of the internal program memory is an exception). In the case of a Data Record (record type "00"), an additional check is made. A ". " character will NOT be sent unless the record checksum matched the calculated checksum and all of the bytes in the record were successfully programmed. For a data record, an "X" indicates that the checksum failed to match, and an "R" character indicates that one of the bytes did not properly program.

FLIP, a software utility to implement ISP programming with a PC, is available from the Atmel the web site.





RECORD TYPE	COMMAND/DATA FUNCTION
00	Data Record :nnaaaa00dd ddcc Where: Nn = number of bytes (hex) in record aaaa = memory address of first byte in record dd dd = data bytes cc = checksum Example: :05008000AF5F67F060B6
01	End of File (EOF), no operation :xxxxxx01cc Where: xxxxxx = required field, but value is a "don't care" cc = checksum Example: :00000001FF
02	Specify Oscillator Frequency (Not required, left for Philips compatibility) :01xxxx02ddcc Where: xxxx = required field, but value is a "don't care" dd = required field, but value is a "don't care" cc = checksum Example: :0100000210ED

 Table 75.
 Intel-Hex Records Used by In-system Programming

RECORD TYPE	COMMAND/DATA FUNCTION	
	Miscellaneous Write Functions	
	:nnxxxx03ffssddcc	
	Where:	
	nn = number of bytes (hex) in record	
	xxxx = required field, but value is a "don't care"	
	03 = Write Function	
	ff = subfunction code	
	ss = selection code	
	dd = data input (as needed)	
	cc = checksum	
	Subfunction Code = 01 (Erase Block)	
	ss = block number in bits 7:5, Bits 4:0 = zeros	
	Example:	
	:020000301A05A erase block 5	
	Subfunction Code = 04 (Reset Boot Vector and Status Byte) ff = 04	
	ss = don't care dd = don't care	
	Example:	
	:020000034500F8 Reset boot vector (FCh) and status byte (FFh)	
	Subfunction Code = 05 (Program Software Security Bits)	
03	ff = 05	
	ss = 00 program software security bit 1 (Level 2 inhibit writing to Flash)	
	ss = 01 program software security bit 2 (Level 3 inhibit Flash verify)	
	ss = 02 program security bit 3 (No effect, left for Philips compatibility; disable external	
	memory is already set in the default hardware security byte)	
	Example:	
	:02000030501F6 program security bit 2	
	Subfunction Code = 06 (Program Boot Status Byte, Boot Vector,X2 bit,Osc bit or BLJB	
	fuse bit)	
	ff = 06	
	ss = 00 program Boot Status byte	
	ss = 01 program Software Boot vector	
	ss = 02 program X2 bit	
	ss = 04 program BLJB	
	Example: :03000003060100F5 program boot vector with 00	
	Subfunction Code = 07 (Full chip erase)	
	ff = 07	
	ss = don't care	
	dd = don't care	
	Example:	
	:03000007F5 program boot vector with 00	





RECORD TYPE	COMMAND/DATA FUNCTION
04	Display Device Data or Blank Check Record type 04 causes the contents of the entire Flash array to be sent out the serial port in a formatted display. This display consists of an address and the contents of 16 bytes starting with that address. No display of the device contents will occur if security bit 2 has been programmed. The dumping of the device data to the serial port is terminated by the reception of any character. General Format of Function 04 :05xxxx04sssseeeeffcc Where: 05 = number of bytes (hex) in record xxxx = required field, but value is a "don't care" 04 = "Display Device Data or Blank Check" function code ssss = starting address eeee = ending address ff = subfunction 00 = display data 01 = blank check cc = checksum Example: :0500000440004FFF0069 (display 4000–4FFF)
05	Miscellaneous Read Functions General Format of Function 05 :02xxxx05ffsscc Where: 02 = number of bytes (hex) in record xxxx = required field, but value is a "don't care" 05= "Miscellaneous Read" function code ffss = subfunction and selection code 0000 = read copy of the signature byte – manufacturer id (58H) 0001 = read copy of the signature byte – device ID# 1 (Family code) 0002 = read copy of the signature byte – device ID # 2 (Memories size and type) 0003 = read copy of the signature byte – device ID # 3 (Product name and revision) 0700 = read the software security bits 0701 = read BSB 0702 = read SBV 0704 = read HSB cc = checksum Example: :020000050001F0 read copy of the signature byte – device id # 1

In-application Programming Method

Several Application Program Interface (API) calls are available for use by an application program to permit selective erasing and programming of Flash pages. All calls are made through a common interface, PGM_MTP. The programming functions are selected by setting up the microcontroller's registers before making a call to PGM_MTP at FFF0h. Results are returned in the registers. The API calls are shown in Table .

A set of Philips[®] compatible API calls is provided.

When several bytes have to be programmed, it is highly recommended to use the Atmel API "PROGRAM DATA PAGE" call. Indeed, this API call writes up to 128 bytes in a single command.

Table 76. API Calls

API Call	Parameter			
PROGRAM DATA BYTE	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 02h DPTR = address of byte to program ACC = byte to program Return Parameter ACC = 00 if pass,!00 if fail			
PROGRAM DATA PAGE	Input Parameters: R0 = osc freq (integer Not required) R1 = 09h DPTR0 = address of the first byte to program in the Flash memory DPTR1 = address in XRAM of the first data to program (second data pointer) ACC = number of bytes to program Return Parameter ACC = 00 if pass,!00 if fail Remark: number of bytes to program is limited such as the Flash write remains in a single 128bytes page. Hence, when ACC is 128, valid values of DPL are 00h, or, 80h.			
ERASE BLOCK	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 01h DPH = block number <u>Number</u> <u>DPTR</u> <u>Block</u> 0 0 00h256 bytes (default) 1 20h 512 bytes 2 40h 768 bytes DPL = 00h Return Parameter None Remark: Command for Philips compatibility, as no erase is needed; the ISP firmware write FFh in the corresponding block.			
ERASE BOOT VECTOR	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 04h DPH = 00h DPL = don't care Return Parameter none			





Table 76. API Calls (Continued)

API Call	Parameter
PROGRAM SOFTWARE SECURITY BIT	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 05h DPH = 00h DPL = 00h – security bit # 1 (inhibit writing to Flash) 01h – security bit # 2 (inhibit Flash verify) 10h - allows ISP writing to Flash (see Note 1) 11h - allows ISP Flash verify (see Note 1) Return Parameter none
PROGRAM BOOT STATUS BYTE	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 06h DPH = 00h DPL = 00h ACC = status byte Return Parameter ACC = status byte
PROGRAM BOOT VECTOR	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 06h DPH = 00h DPL = 01h ACC = boot vector Return Parameter ACC = boot vector
PROGRAM X2 MODE	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 0Ah DPH = 00h DPL = 08h ACC = value (00 or 01h) Return Parameter ACC = boot vector
PROGRAM BLJB	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 0Ah DPH = 00h DPL = 04h ACC = value (00 or 01h) Return Parameter ACC = boot vector
READ DEVICE DATA	Input Parameters: R1 = 03h DPTR = address of byte to read Return Parameter ACC = value of byte read

Table 76.	API Calls	(Continued)
-----------	-----------	-------------

API Call	Parameter
READ copy of the MANUFACTURER ID	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 00h DPH = 00h DPL = 00h (manufacturer ID) Return Parameter ACC = value of byte read
READ copy of the device ID # 1	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 00h DPH = 00h DPL = 01h (device ID # 1) Return Parameter ACC = value of byte read
READ copy of the device ID # 2	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 00h DPH = 00h DPL = 02h (device ID # 2) Return Parameter ACC = value of byte read
READ copy of the device ID # 3	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 00h DPH = 00h DPL = 03h (device ID # 2) Return Parameter ACC = value of byte read
READ SOFTWARE SECURITY BITS	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 07h DPH = 00h DPL = 00h (Software security bits) Return Parameter ACC = value of byte read
READ HARDWARE SECURITY BITS	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 07h -> OBh DPH = 00h DPL = 04h (Hardware security bits) Return Parameter ACC = value of byte read





Table 76. API Calls (Continued)

API Call	Parameter
READ BOOT STATUS BYTE	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 07h DPH = 00h DPL = 01h (status byte) Return Parameter ACC = value of byte read
READ BOOT VECTOR	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 07h DPH = 00h DPL = 02h (boot vector) Return Parameter ACC = value of byte read

Note: These functions can only be called by user's code. The standard boot loader cannot decrease the security level.

Number	DPTR	Block
0	00h	0 - 8 KB
1	20h	8 - 16 KB
2	40h	16 - 32 KB (Only on T89C51RC2)

Ordering Information

Table 77. Possible Order Entries


Part-number	Memory size	Supply voltage	Temperature range	Package	Packing
T89C51RB2-3CSCM	16 K bytes	5V	Commercial	PDIL40	Stick
T89C51RB2-3CSIM	16 K bytes	5V	Industrial	PDIL40	Stick
T89C51RB2-SLSCM	16 K bytes	5V	Commercial	PLCC44	Stick
T89C51RB2-SLSIM	16 K bytes	5V	Industrial	PLCC44	Stick
T89C51RB2-SLSIL	16 K bytes	3V	Industrial	PLCC44	Stick
T89C51RB2-RLTIM	16 K bytes	5V	Industrial	VQFP44	Tray
T89C51RB2-RLTIL	16 K bytes	3V	Commercial	VQFP44	Tray
T89C51RC2-3CSCM	32 K bytes	5V	Commercial	PDIL40	Stick
T89C51RC2-3CSIM	32 K bytes	5V	Industrial	PDIL40	Stick
T89C51RC2-SLSCM	32 K bytes	5V	Commercial	PLCC44	Stick
T89C51RC2-SLSIM	32 K bytes	5V	Industrial	PLCC44	Stick
T89C51RC2-SLSIL	32 K bytes	3V	Industrial	PLCC44	Stick
T89C51RC2-RLTIM	32 K bytes	5V	Industrial	VQFP44	Tray
T89C51RC2-RLTIL	32 K bytes	3V	Commercial	VQFP44	Tray





Package Information


PDIL40



		MM	ΙN	СН
A	-	5.08	-	. 200
A1	0, 38	-	. 015	-
A2	3.18	4. 95	. 125	. 195
В	0.36	0.56	. 014	. 022
B1	0.76	1.78	. 030	. 070
С	0.20	0.38	. 008	. 015
D	50.29	53. 21	1.980	2.095
E	15.24	15.87	. 600	. 625
E1	12.32	14.73	. 485	. 580
e	2. 54	B. S. C	. 100	B. S. C
еА	15.24	B. S. C	. 600	B. S. C
еB	-	1 7. 78	-	. 700
L	2. 93	3. 81	. 115	. 150
D1	0.13	-	. 005	-
P	KG STD	02	_	

Package Information

VQFP44




Package Information

PLC44







	MM ·		IN	СН
A	4.20	4. 57	. 165	. 180
A1	2. 29	3.04	. 090	. 120
D	17.40	17.65	. 685	. 695
D1	16.44	16.66	. 647	. 656
D2	14.99	16.00	. 590	. 630
E	17.40	17.65	. 685	. 695
E1	16.44	16.66	. 647	. 656
E5	14.99	16.00	. 590	. 630
e	1.27	BSC	. 050	BSC
G	1.07	1.22	. 042	. 048
н	1.07	1.42	. 042	. 056
J	0.51	-	. 020	-
К	0.33	0.53	. 013	. 021
Nd	11		1	1
Ne	1	1	1	1
P	KG STD	00		

Document Revision History

 Changes from 4105C 1.
 Correction to PDIL40 figure on page 5.

 02/02 to 4105D - 10-06
 1.
 Correction to PDIL40 figure on page 5.





Table of Contents

Features	1
Description	1
Block Diagram	2
SFR Mapping	3
Pin Configurations	5
Oscillator	9
Registers	9
Functional Block Diagram	
Enhanced Features	. 11
X2 Feature	. 11
Dual Data Pointer Register DPTR	. 15
Expanded RAM (XRAM)	. 18
Registers	
Timer 2	. 21
Auto-Reload Mode	. 21
Programmable Clock-Output	
Registers	
Programmable Counter Array PCA	. 26
Registers	. 28
PCA Capture Mode	. 34
16-bit Software Timer/ Compare Mode	. 35
High Speed Output Mode	. 36
Pulse Width Modulator Mode	
PCA Watchdog Timer	. 37
Serial I/O Port	. 39
Framing Error Detection	. 39
Automatic Address Recognition	. 40
Registers	
Baud Rate Selection for UART for Mode 1 and 3	. 42
UART Registers	. 45
Interrupt System	. 50
Registers	. 51

Interrupt Sources and Vector Addresses	58
Keyboard Interface	59
Registers	60
Serial Port Interface (SPI)	63
Features	
Signal Description	
Functional Description	
Hardware Watchdog Timer	72
Using the WDT	72
WDT During Power Down and Idle	
ONCE [™] Mode (ON Chip Emulation)	74
Power Management	75
Reset	
Reset Recommendation to Prevent Flash Corruption	75
Idle Mode	
Power-down Mode	76
Power-off Flag	78
Reduced EMI Mode	79
Electrical Characteristics	80
Absolute Maximum Ratings ^(*)	80
DC Parameters for Standard Voltage	
DC Parameters for Low Voltage	82
AC Parameters	84
Flash EEPROM Memory	94
Flash EEPROM Memory	94
Flash EEPROM Memory	94 94
Flash EEPROM Memory Features Flash Programming and Erasure	94 94 95
Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map	94 94 95 98
Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Boot process	94 94 95 95 98 98 98 99
Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Boot process In-System Programming (ISP)	94 94 95 98 98 98 99 99 99
Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Boot process	94 94 95 98 98 98 99 99
Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Boot process In-System Programming (ISP)	94 94 95 98 98 98 99 99 101 104
Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Boot process In-System Programming (ISP) In-application Programming Method	94 94 95 98 98 98 99 101 104 104
Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Boot process In-System Programming (ISP) In-application Programming Method	





Package Information	111
VQFP44	111
Package Information	111
PLC44	111
Document Revision History	113
Changes from 4105C - 02/02 to 4105D - 10-06	113
Table of Contents	i



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2006. All rights reserved. Atmel[®], logo and combinations thereof, are registered trademarks, and Everywhere You AreSM are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

