











TPS782



SBVS115D -AUGUST 2008-REVISED JANUARY 2015

TPS782 500-nA I_O,150-mA, Ultra-Low Quiescent Current **Low-Dropout Linear Regulator**

Features

- Low Io: 500 nA
- 150-mA, Low-Dropout Regulator
- Input Voltage Range: 2.2 V to 5.5 V
- Low-Dropout at 25°C, 130 mV at 150 mA
- Low-Dropout at 85°C, 175 mV at 150 mA
- 3% Accuracy Over Load, Line, and Temperature
- Stable with a 1.0-µF Ceramic Capacitor
- Thermal Shutdown and Overcurrent Protection
- CMOS Logic Level-Compatible Enable Pin
- Available in DDC (TSOT23-5) or DRV (2-mm x 2mm SON-6) Packages

Applications

- TI MSP430 Attach Applications
- Wireless Handsets and Smart Phones
- MP3 Plavers
- **Battery-Operated Handheld Products**

3 Description

The TPS782 family of low-dropout regulators (LDOs) offers the benefits of ultra-low power and miniaturized packaging.

This LDO is designed specifically for battery-powered applications where ultra-low quiescent current is a critical parameter. The TPS782, with ultra-low I_O (500 nA), is ideal for microprocessors, microcontrollers, and other battery-powered applications.

The ultra-low power and miniaturized packaging allow designers to customize power consumption for specific applications.

The TPS782 family is designed to be compatible with the TI MSP430 and other similar products. The enable pin (EN) is compatible with standard CMOS logic. This device allows for minimal board space because of miniaturized packaging and a potentially small output capacitor. The TPS782 series also features thermal shutdown and current limit to protect the device during fault conditions. All packages have an operating temperature range of $T_{\perp} = -40^{\circ}C$ to 125°C.


For high-performance applications that require a duallevel voltage option, consider the TPS780 series, with an I_O of 500 nA and dynamic voltage scaling.

Device Information⁽¹⁾

-										
PART NUMBER	PACKAGE	BODY SIZE (NOM)								
TDC702	SOT (5)	2.90 mm x 1.60 mm								
TPS782	SON (6)	2.00 mm x 2.00 mm								

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic



Page



Table of Contents

1	Features 1	8	Application and Implementation	12
2	Applications 1		8.1 Application Information	12
3	Description 1		8.2 Typical Application	12
4	Revision History2		8.3 Do's and Don'ts	
5	Pin Configuration and Functions	9	Power Supply Recommendations	13
6	Specifications4	10	Layout	14
•	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	14
	6.2 ESD Ratings		10.2 Layout Example	14
	6.3 Recommended Operating Conditions		10.3 Thermal Protection	14
	6.4 Thermal Information		10.4 Power Dissipation	14
	6.5 Electrical Characteristics	11	Device and Documentation Support	15
	6.6 Typical Characteristics		11.1 Device Support	15
7	Detailed Description 10		11.2 Documentation Support	15
•	7.1 Overview		11.3 Trademarks	15
	7.2 Functional Block Diagram		11.4 Electrostatic Discharge Caution	15
	7.3 Feature Description		11.5 Glossary	15
	7.4 Device Functional Modes	12	Mechanical, Packaging, and Orderable Information	15

4 Revision History

Changes from Revision C (January 2014) to Revision D

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

•	Updated title of data sheet	1
•	Changed first bullet of Features list	1
CI	hanges from Revision A (September 2008) to Revision B	Page
•	Changed I _Q value in <i>Description</i> section from 1 μA to 500 nA	1
Cl	hanges from Revision B (May 2010) to Revision C	Page
<u>.</u>	Changed symbol and parameter names for clarity in <i>Electrical Characteristics</i> table	5
•	Deleted Dissipation Ratings table; see Thermal Information table	
•	Changed operating junction temperature range maximum value in Absolute Maximum Ratings table	
•	Changed pin descriptions throughout Pin Functions table	
•	Deleted footnotes from pin configuration drawings	
•	Added simplified schematic to front page	
•	Changed Description section text (all paragraphs)	
•	Changed Applications list	
•	Added input voltage range feature bullet	
•	Changed factory programming feature bullet	
•	Changed document format to latest data sheet standards; moved existing sections	
•	Added ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	

Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated



5 Pin Configuration and Functions



DRV PACKAGE 2-mm x 2-mm SON-6 (TOP VIEW)



Pin Functions

	PIN		PIN		PIN		PIN		PIN		PIN		I/O	DESCRIPTION
NAME	DRV	DDC	1/0	DESCRIPTION										
OUT	1	5	0	Regulated output voltage pin. A small (1-µF) ceramic capacitor is needed from this pin to ground to assure stability. See the <i>Input and Output Capacitor Requirements</i> in the <i>Application and Implementation</i> section for more details.										
NC	2	_	_	No internal connection.										
EN	4	3	1	Enable pin. Drive this pin over 1.2 V to turn on the regulator. Drive this pin below 0.4 V to put the regulator into shutdown mode, reducing operating current to 18 nA typical.										
GND	3, 5	2, 4	_	Ground pin. Tie all ground pins to ground for proper operation.										
IN	6	1	I	Input pin. For stable operation, place a small, 0.1 - μ F capacitor from this pin to ground; typical input capacitor = $1.0~\mu$ F. Tie back both input and output capacitor grounds to the IC ground, with no significant impedance between them.										
Thermal pad	Thermal pad	_	_	Connect the thermal pad to ground.										

Copyright © 2008–2015, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT	
	Input voltage range	-0.3	6	V	
Voltage	Enable	-0.3	$V_{IN} + 0.3$	V	
	Output voltage range	-0.3	$V_{IN} + 0.3$	V	
Current	Maximum output current	Interna	Internally limited		
Output short-	Output short-circuit duration Indefinite				
Total continu	ous power dissipation, P _{DISS}	See Thern	nal Information		
Operating jur	nction temperature, T _J	-40	160	°C	
Storage temp	perature, T _{stg}	-55	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{IN}	Input voltage	2.2	5.5	V
V_{OUT}	Output voltage	1.8	4.2	V
V_{EN}	Enable voltage	0	V_{IN}	V
I _{OUT}	Output current	0	150	mA
T _J	Junction temperature	-40	125	°C

6.4 Thermal Information

		TPS		
	THERMAL METRIC ⁽¹⁾	DRV	DDC	UNIT
		6 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	65.9	193.0	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	87.3	40.1	
$R_{\theta JB}$	Junction-to-board thermal resistance	35.4	34.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.7	0.9	*C/VV
Ψ_{JB}	Junction-to-board characterization parameter	35.8	34.1	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	6.1	_	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TPS782



6.5 Electrical Characteristics

Over operating temperature range (T $_J$ = -40°C to 125°C), V_{IN} = $V_{OUT(nom)}$ + 0.5 V or 2.2 V, whichever is greater; I_{OUT} = 100 μ A, V_{EN} = V_{IN} , C_{OUT} = 1.0 μ F, fixed V_{OUT} test conditions, unless otherwise noted. Typical values at T_J = 25°C.


	PARAMETER		TEST CO	MIN	TYP	MAX	UNIT	
V _{IN}	Input voltage range				2.2		5.5	V
		Nominal	T _J = 25°C		-2%	±1%	+2%	
V _{OUT}	DC output accuracy	Over V _{IN} , I _{OUT} , temperature	$V_{OUT(nom)} + 0.5 V \le V_{OUT(nom)} + 0.5 V \le V_{OUT} \le 150 m$		-3%	±2%	3%	
$\Delta V_{OUT(\Delta VIN)}$	Line regulation		$V_{OUT(nom)} + 0.5 V \le V_{OUT} = 5 \text{ mA}$	V _{IN} ≤ 5.5 V,		±1%		
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation		0 mA ≤ I _{OUT} ≤ 150 m	ıA		±2%		
V_{DO}	Dropout voltage ⁽¹⁾		V _{IN} = 95% V _{OUT(nom)}	, I _{OUT} = 150 mA		130	250	mV
I _{LIM}	Output current limit		$V_{OUT} = 0.90 \times V_{OUT}$	nom)	150	230	400	mA
	Cround nin ourrent		I _{OUT} = 0 mA			0.42	1.3	μA
I _{GND}	Ground pin current		I _{OUT} = 150 mA		8		μΑ	
I _{EN}	EN pin current		V _{EN} = 5.5V			40	nA	
I _{SHDN}	Shutdown current (I _{Gf}	_{ND})	$V_{EN} \le 0.4 \text{ V}, 2.2 \text{ V} \le T_{J} = -40^{\circ}\text{C} \text{ to } 100^{\circ}\text{C}$		18	130	nA	
			$V_{IN} = 4.3 \text{ V},$ f = 10 Hz			40		dB
PSRR	Power-supply rejection	n ratio	$V_{OUT} = 3.3 \text{ V},$	f = 100 Hz		20		dB
			$I_{OUT} = 150 \text{ mA}$	f = 1 kHz		15		dB
Vn	Output noise voltage		BW = 100 Hz to 100 V _{OUT} = 2.7 V, I _{OUT} =		108		μV_{RMS}	
t _{STR}	Startup time ⁽²⁾		$C_{OUT} = 1.0 \mu F, V_{OUT}$ $V_{OUT} = 90\% V_{OUT(no)}$		500		μs	
t _{SHDN}	Shutdown time ⁽³⁾		$I_{OUT} = 150$ mA, C_{OUT} $V_{OUT} = 2.8$ V, $V_{OUT} = 90\%$ $V_{OUT(no)}$ $V_{OUT} = 10\%$ $V_{OUT(no)}$		500 ⁽⁴⁾		μs	
T	The man of the state of the		Shutdown, temperate		160		°C	
T _{sd}	Thermal shutdown ter	mperature	Reset, temperature of	decreasing		140		°C
TJ	Operating junction ter	mperature		-40		125	°C	

 V_{DO} is not measured for devices with $V_{OUT(nom)} \le 2.3 \text{ V}$ because minimum $V_{IN} = 2.2 \text{ V}$. Time from $V_{EN} = 1.2 \text{ V}$ to $V_{OUT} = 90\%$ ($V_{OUT(nom)}$). Time from $V_{EN} = 0.4 \text{ V}$ to $V_{OUT} = 10\%$ ($V_{OUT(nom)}$). See *Shutdown* in the *Feature Description* section for more details.

TEXAS INSTRUMENTS

6.6 Typical Characteristics

Over the operating temperature range of $T_J = -40^{\circ}\text{C}$ to 125°C, $V_{IN} = V_{OUT(nom)} + 0.5 \text{ V}$ or 2.2 V, whichever is greater; $I_{OUT} = 100 \ \mu\text{A}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1 \ \mu\text{F}$, and $C_{IN} = 1 \ \mu\text{F}$, unless otherwise noted.







Figure 1. Line Regulation, I_{OUT} = 5 mA, TPS78227

Figure 2. Line Regulation, I_{OUT} = 150 mA, TPS78227







Figure 3. Load Regulation, V_{IN} = 3.8 V, TPS78227

Figure 4. Dropout Voltage vs Output Current, V_{IN} = 0.95 × $V_{OUT(nom)}$, TPS78227







Figure 5. Dropout Voltage vs Junction Temperature, $V_{IN} = 0.95 \times V_{OUT(nom)}$, TPS78227

Figure 6. Ground Pin Current vs Input Voltage, I_{OUT} = 0 mA, TPS78233



Typical Characteristics (continued)

Over the operating temperature range of $T_J = -40^{\circ}C$ to 125°C, $V_{IN} = V_{OUT(nom)} + 0.5$ V or 2.2 V, whichever is greater; $I_{OUT} = 100~\mu$ A, $V_{EN} = V_{IN}$, $C_{OUT} = 1~\mu$ F, and $C_{IN} = 1~\mu$ F, unless otherwise noted.







Figure 7. Ground Pin Current vs Input Voltage, I_{OUT} = 50 mA, TPS78227

Figure 8. Ground Pin Current vs Input Voltage, I_{OUT} = 150 mA, TPS78227







Figure 9. Current Limit vs Input Voltage, $V_{OUT} = 95\%$ $V_{OUT(nom)}$, TPS78227

Figure 10. Enable Pin Current vs Input Voltage, I_{OUT} = 100 μA , TPS78227







Figure 11. Enable Pin Hysteresis vs Junction Temperature, I_{OUT} = 1 mA, TPS78227

Figure 12. $\%\Delta V_{OUT}$ vs Junction Temperature, V_{IN} = 3.3 V, TPS78227

TEXAS INSTRUMENTS

Typical Characteristics (continued)


Over the operating temperature range of $T_J = -40^{\circ}\text{C}$ to 125°C, $V_{IN} = V_{OUT(nom)} + 0.5 \text{ V}$ or 2.2 V, whichever is greater; $I_{OUT} = 100 \ \mu\text{A}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1 \ \mu\text{F}$, and $C_{IN} = 1 \ \mu\text{F}$, unless otherwise noted.



Output Spectral Noise Density (μV/vHz) 10 150mA 109μV_{RM} 1 0.1 50mA 109μV_{RM} 0.01 1mA $108 \mu V_{RMS}$ 0.001 10 100 1k 100k Frequency (Hz)

Figure 13. $\%\Delta V_{OUT}$ vs Junction Temperature, V_{IN} = 3.7 V, TPS78227

Figure 14. Output Spectral Noise Density vs Frequency, C_{IN} = 1 μ F, C_{OUT} = 2.2 μ F, V_{IN} = 3.2 V, TPS78227







Figure 15. Ripple Rejection vs Frequency, V_{IN} = 4.2 V, V_{OUT} = 2.7 V, C_{OUT} = 2.2 μ F, TPS78227

Figure 16. Input Voltage Ramp vs Output Voltage, TPS78233







Figure 17. Output Voltage vs Enable (Slow Ramp), TPS78233

Figure 18. Input Voltage vs Delay to Output, TPS78222



Typical Characteristics (continued)

Over the operating temperature range of $T_J = -40^{\circ}C$ to 125°C, $V_{IN} = V_{OUT(nom)} + 0.5$ V or 2.2 V, whichever is greater; $I_{OUT} = 100 \ \mu\text{A}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1 \ \mu\text{F}$, and $C_{IN} = 1 \ \mu\text{F}$, unless otherwise noted.






7 Detailed Description

7.1 Overview

The TPS782 family of low-dropout regulators (LDOs) is designed specifically for battery-powered applications where ultralow quiescent current is a critical parameter. The TPS782 family is compatible with the TI MSP430 and other similar products. The enable pin (EN) is compatible with standard CMOS logic. This LDO family is stable with any output capacitor greater than $1.0~\mu F$.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Internal Current Limit

The TPS782 is internally current-limited to protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in a current limit state for extended periods of time.

The PMOS pass element in the TPS782 series has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of rated output current may be appropriate.

7.3.2 Active V_{OUT} Pulldown

In the TPS782 series, the active pulldown discharges V_{OUT} when the device is off. However, the input voltage must be greater than 2.2 V for the active pulldown to work.



Feature Description (continued)

7.3.3 Shutdown

The enable pin (EN) is active high and is compatible with standard and low-voltage CMOS levels. When shutdown capability is not required, EN should be connected to the IN pin, as shown in Figure 22. The TPS782 series, with internal active output pulldown circuitry, discharges the output to within 5% V_{OUT} with a time (*t*) shown in Equation 1:

$$t = 3 \left(\frac{10k\Omega \times R_L}{10k\Omega + R_L} \right) \times C_{OUT}$$
 (1)

Where:

 R_L = output load resistance C_{OUT} = output capacitance




Figure 22. Circuit Showing EN Tied High When Shutdown Capability Is Not Required

7.4 Device Functional Modes

Table 1 provides a guick comparison between the normal, dropout, and disabled modes of operation.

PARAMETER OPERATING MODE VIN EN $T_{\rm cl}$ I_{OUT} Normal $V_{IN} > V_{OUT(nom)} + V_{DO}$ $V_{EN} > V_{EN(HI)}$ $I_{OUT} < I_{LIM}$ $T_{J} < T_{SD}$ $V_{EN} > V_{EN(HI)}$ Dropout $V_{IN} < V_{OUT(nom)} + V_{DO}$ $I_{OUT} < I_{LIM}$ $T_J < T_{SD}$ Disabled $V_{EN} < V_{EN(LO)}$ $T_J > T_{SD}$

Table 1. Device Functional Mode Comparison

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V_{OUT(nom)} + V_{DO}).
- The enable voltage has previously exceeded the enable rising threshold voltage and not yet decreased below the enable falling threshold.
- The output current is less than the current limit (I_{OUT} < I_{LIM}).
- The device junction temperature is less than the thermal shutdown temperature $(T_J < T_{SD})$.

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output-voltage deviations.

Copyright © 2008–2015, Texas Instruments Incorporated



7.4.3 Disabled

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature (T_J > T_{SD}).

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS782 family of LDOs is factory-programmable to have a fixed output. Note that during startup or steady-state conditions, it is important that the EN pin voltage never exceed $V_{IN} + 0.3V$.

8.2 Typical Application




Figure 23. Typical Application Circuit

8.2.1 Design Requirements

Select the desired device based on the output voltage.

Provide an input supply with adequate headroom to account for dropout and output current to account for the GND pin current, and power the load. Select input and output capacitors based on application needs.

8.2.2 Detailed Design Procedure

8.2.2.1 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1-µF to 1.0-µF low equivalent series resistance (ESR) capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located near the power source. If source impedance is not sufficiently low, a 0.1-µF input capacitor may be necessary to ensure stability.

The TPS782 series is designed to be stable with standard ceramic capacitors with values of 1.0 μ F or larger at the output. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR should be less than 1.0 Ω . With tolerance and dc bias effects, the minimum capacitance to ensure stability is 1 μ F.



Typical Application (continued)

8.2.2.2 Dropout Voltage

The TPS782 uses a PMOS pass transistor to achieve low dropout. When (V_{IN} - V_{OUT}) is less than the dropout voltage (V_{DO}), the PMOS pass device is the linear region of operation and the input-to-output resistance is the R_{DS(ON)} of the PMOS pass element. V_{DO} approximately scales with output current because the PMOS device behaves like a resistor in dropout. As with any linear regulator, PSRR and transient response are degraded as $(V_{IN} - V_{OLIT})$ approaches dropout. This effect is shown in the *Typical Characteristics* section. Refer to application report SLVA207, Understanding LDO Dropout, available for download from www.ti.com.


8.2.2.3 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response. For more information, see Figure 19.

8.2.2.4 Minimum Load

The TPS782 series is stable with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TPS782 employs an innovative, low-current circuit under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current. See Figure 19 for the load transient response.

8.2.3 Application Curves



8.3 Do's and Don'ts

Do place at least one 1-µF ceramic capacitor as close as possible to the OUT pin of the regulator.

Do not place the output capacitor more than 10 mm away from the regulator.

Do connect a 0.1-µF to 1.0-µF low equivalent series resistance (ESR) capacitor across the IN pin and GND of the regulator.

Do not exceed the absolute maximum ratings.

Power Supply Recommendations

For best performance, connect a low-output impedance power supply directly to the IN pin of the TPS782 series. Inductive impedances between the input supply and the IN pin create significant voltage excursions at the IN pin during startup or load transient events. If inductive impedances are unavoidable, use an input capacitor.

Copyright © 2008-2015, Texas Instruments Incorporated

10 Layout

10.1 Layout Guidelines

To improve ac performance (such as PSRR, output noise, and transient response), it is recommended that the printed circuit board (PCB) be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should connect directly to the GND pin of the device. High ESR capacitors may degrade PSRR.

10.2 Layout Example




Figure 26. Layout Example for DDC Package

10.3 Thermal Protection

Thermal protection disables the device output when the junction temperature rises to approximately 160°C, allowing the device to cool. Once the junction temperature cools to approximately 140°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off again. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS782 series has been designed to protect against overload conditions. However, it is not intended to replace proper heatsinking. Continuously running the TPS782 series into thermal shutdown degrades device reliability.

10.4 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the *Thermal Information* table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness. Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current times the voltage drop across the output pass element (V_{IN} to V_{OUT}), as shown in Equation 2:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (2)



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS782. The TPS782xxEVM evaluation modules (and related user guide) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore.

11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS782 family is available through the product folders under Simulation Models.

11.1.2 Device Nomenclature

Table 2. Device Nomenclature (1)

PRODUCT	V _{OUT}
	XX is the nominal output voltage YYY is the package designator. Z is the tape and reel quantity (R = 3000, T = 250).

For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- Application report. Understanding LDO Dropout, SLVA207
- Product information. Low-power MCUs, MSP430
- Reference design. Water Meter Implementation with FRAM Microcontroller, TIDU517

11.3 Trademarks

All trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution

Copyright © 2008-2015, Texas Instruments Incorporated



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





28-Feb-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS78218DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SJY	Samples
TPS78218DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SJY	Samples
TPS78218DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SAF	Samples
TPS78218DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SAF	Samples
TPS78222DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	RAR	Samples
TPS78222DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	RAR	Samples
TPS78223DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	NXM	Samples
TPS78223DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	NXM	Samples
TPS78225DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVD	Samples
TPS78225DDCRG4	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVD	Samples
TPS78225DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVD	Samples
TPS78225DDCTG4	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVD	Samples
TPS78225DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CVD	Samples
TPS78225DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CVD	Samples
TPS78225DRVTG4	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CVD	Samples
TPS78227DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVE	Samples
TPS78227DDCRG4	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVE	Samples





www.ti.com

28-Feb-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS78227DDCT		SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVE	Samples
TPS78227DDCTG4	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVE	Samples
TPS78227DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CVE	Samples
TPS78227DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CVE	Samples
TPS78227DRVTG4	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CVE	Samples
TPS78228DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVF	Samples
TPS78228DDCRG4	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVF	Samples
TPS78228DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVF	Samples
TPS78228DDCTG4	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVF	Samples
TPS78228DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CVF	Samples
TPS78228DRVRG4	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CVF	Samples
TPS78228DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CVF	Samples
TPS78230DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OCK	Samples
TPS78230DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OCK	Samples
TPS78230DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ODE	Samples
TPS78230DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ODE	Samples
TPS78233DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ОАН	Samples
TPS78233DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ОАН	Samples



PACKAGE OPTION ADDENDUM

28-Feb-2017

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS78236DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SCE	Samples
TPS78236DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SCE	Samples
TPS78236DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SCE	Samples
TPS78236DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SCE	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

28-Feb-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS782:

Automotive: TPS782-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Mar-2017


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS78218DDCR	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78218DDCT	SOT- 23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78218DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78218DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS78218DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78218DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS78222DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS78222DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78222DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS78222DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78223DDCR	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78223DDCT	SOT- 23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78225DDCR	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78225DDCR	SOT- 23-THIN	DDC	5	3000	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3




PACKAGE MATERIALS INFORMATION

www.ti.com 3-Mar-2017

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter		A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
					(mm)	W1 (mm)						
TPS78225DDCT	SOT- 23-THIN	DDC	5	250	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3
TPS78225DDCT	SOT- 23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78225DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS78225DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78225DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78225DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS78227DDCR	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78227DDCT	SOT- 23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78227DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78227DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS78227DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78227DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS78228DDCR	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78228DDCT	SOT- 23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78228DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78228DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78230DDCR	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78230DDCT	SOT- 23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78230DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS78230DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78230DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS78230DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78233DDCR	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78233DDCR	SOT- 23-THIN	DDC	5	3000	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3
TPS78233DDCT	SOT- 23-THIN	DDC	5	250	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3
TPS78233DDCT	SOT- 23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78236DDCR	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78236DDCT	SOT- 23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78236DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS78236DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78236DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS78236DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2



www.ti.com 3-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS78218DDCR	SOT-23-THIN	DDC	5	3000	195.0	200.0	45.0
TPS78218DDCT	SOT-23-THIN	DDC	5	250	195.0	200.0	45.0
TPS78218DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS78218DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TPS78218DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS78218DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TPS78222DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TPS78222DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS78222DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TPS78222DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS78223DDCR	SOT-23-THIN	DDC	5	3000	195.0	200.0	45.0
TPS78223DDCT	SOT-23-THIN	DDC	5	250	195.0	200.0	45.0
TPS78225DDCR	SOT-23-THIN	DDC	5	3000	195.0	200.0	45.0
TPS78225DDCR	SOT-23-THIN	DDC	5	3000	223.0	270.0	35.0
TPS78225DDCT	SOT-23-THIN	DDC	5	250	223.0	270.0	35.0
TPS78225DDCT	SOT-23-THIN	DDC	5	250	195.0	200.0	45.0
TPS78225DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TPS78225DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS78225DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS78225DRVT	WSON	DRV	6	250	205.0	200.0	33.0




PACKAGE MATERIALS INFORMATION

www.ti.com 3-Mar-2017

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS78227DDCR	SOT-23-THIN	DDC	5	3000	195.0	200.0	45.0
TPS78227DDCT	SOT-23-THIN	DDC	5	250	195.0	200.0	45.0
TPS78227DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS78227DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TPS78227DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS78227DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TPS78228DDCR	SOT-23-THIN	DDC	5	3000	195.0	200.0	45.0
TPS78228DDCT	SOT-23-THIN	DDC	5	250	195.0	200.0	45.0
TPS78228DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS78228DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS78230DDCR	SOT-23-THIN	DDC	5	3000	195.0	200.0	45.0
TPS78230DDCT	SOT-23-THIN	DDC	5	250	195.0	200.0	45.0
TPS78230DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TPS78230DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS78230DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TPS78230DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS78233DDCR	SOT-23-THIN	DDC	5	3000	195.0	200.0	45.0
TPS78233DDCR	SOT-23-THIN	DDC	5	3000	223.0	270.0	35.0
TPS78233DDCT	SOT-23-THIN	DDC	5	250	223.0	270.0	35.0
TPS78233DDCT	SOT-23-THIN	DDC	5	250	195.0	200.0	45.0
TPS78236DDCR	SOT-23-THIN	DDC	5	3000	195.0	200.0	45.0
TPS78236DDCT	SOT-23-THIN	DDC	5	250	195.0	200.0	45.0
TPS78236DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TPS78236DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS78236DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TPS78236DRVT	WSON	DRV	6	250	203.0	203.0	35.0

DDC (R-PDSO-G5)

PLASTIC SMALL-OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AB (5 pin).



DDC (R-PDSO-G5)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DRV (S—PWSON—N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



DRV (S-PWSON-N6)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. AI

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.