



Dual N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV_{DSS}	20V
$R_{DS(on)} (MAX.)$	14m Ω
I_D	9.5A



Pb-Free Lead Plating & Halogen Free

ESD Protection



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 12	V
Continuous Drain Current	$T_A = 25^\circ\text{C}$	I_D	9.5	A
	$T_A = 70^\circ\text{C}$		7.7	
Pulsed Drain Current ¹		I_{DM}	40	
Power Dissipation	$T_A = 25^\circ\text{C}$	P_D	2.1	W
	$T_A = 70^\circ\text{C}$		1.3	
Operating Junction & Storage Temperature Range		T_{j}, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Ambient ³ ($t \leq 10s$)	$R_{\theta JA}$		60	$^\circ\text{C} / \text{W}$
Junction-to-Ambient ³	$R_{\theta JA}$		105	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

³The value of $R_{\theta JA}$ is measured with the device mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ($T_A = 25\text{ }^{\circ}\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	20			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	0.35	0.65	1.0	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±12V			±10	μA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 16V, V _{GS} = 0V			1	μA
		V _{DS} = 16V, V _{GS} = 0V, T _J = 125 °C			10	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 5V, V _{GS} = 4.5V	9.5			A
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 4.5V, I _D = 5A		12.5	14	mΩ
		V _{GS} = 2.5V, I _D = 4A		14	17	
		V _{GS} = 1.8V, I _D = 3A		16	25	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 5A		14		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 10V, f = 1MHz		987		pF
Output Capacitance	C _{oss}			139		
Reverse Transfer Capacitance	C _{rss}			124		
Gate Resistance	R _g	V _{GS} = 15mV, V _{DS} = 0V, f = 1MHz		2.2		Ω
Total Gate Charge ^{1,2}	Q _g	V _{DS} = 10V, V _{GS} = 4.5V, I _D = 5A		15.1		nC
Gate-Source Charge ^{1,2}	Q _{gs}			1.1		
Gate-Drain Charge ^{1,2}	Q _{gd}			4.2		
Turn-On Delay Time ^{1,2}	t _{d(on)}	V _{DS} = 10V, I _D = 1A, V _{GS} = 4.5V, R _{GS} = 6Ω		10		nS
Rise Time ^{1,2}	t _r			15		
Turn-Off Delay Time ^{1,2}	t _{d(off)}			40		
Fall Time ^{1,2}	t _f			18		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T _c = 25 °C)						
Continuous Current	I _S				2	A
Pulsed Current ³	I _{SM}				8	
Forward Voltage ¹	V _{SD}	I _F = 6A, V _{GS} = 0V		0.78	1.1	V


¹Pulse test : Pulse Width $\leq 300\text{ }\mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMZF14R02W for DFN 3 x 3




Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	E	E1	e	L	L1	Θ1
Min.	0.70	0	0.24	0.08					0.20	0	0°
Typ.	0.80		0.30	0.152	2.90	2.80	2.30	0.65	0.375		10°
Max.	0.90	0.05	0.35	0.25					0.45	0.10	12°

Recommended minimum pads





TYPICAL CHARACTERISTICS

