



UCx84xA Current-Mode PWM Controller

1 Features

- Optimized for Off-Line and DC-DC Converters
- Low Start-Up Current ($< 0.5 \text{ mA}$)
- Trimmed Oscillator Discharge Current
- Automatic Feedforward Compensation
- Pulse-by-Pulse Current Limiting
- Enhanced Load Response Characteristics
- Undervoltage Lockout With Hysteresis
- Double Pulse Suppression
- High-Current Totem Pole Output
- Internally-Trimmed Bandgap Reference
- Up to 500-kHz Operation

2 Applications

- Switch Mode Power Supplies (SMPS)
- DC-DC Converters
- Power Modules
- Industrial PSU
- Battery Operated PSU

3 Description

The UCx84xA family of control ICs is a pin-for-pin compatible improved version of the UCx84x family. Providing the necessary features to control current-mode or switched-mode power supplies, this family of devices has many improved features: startup current is less than 0.5 mA, oscillator discharge is trimmed to 8.3 mA, and during UVLO, the output stage can sink at least 10 mA at less than 1.2 V for V_{CC} over 5 V.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
UC1842A, UC1843A, UC1844A, UC1845A	CDIP (8)	6.67 mm × 9.60 mm
	LCCC (20)	8.89 mm × 8.89 mm
UC2843A	PLCC (20)	8.96 mm × 8.96 mm
UC2842A, UC2843A, UC2844A, UC2845A, UC3842A, UC3843A, UC3844A, UC3845A	PDIP (8)	6.35 mm × 9.81 mm
	SOIC (8)	3.91 mm × 4.90 mm
	SOIC (14)	3.91 mm × 8.65 mm
	SOIC (16)	7.50 mm × 10.30 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Application Diagram




Table of Contents

1 Features	1	9 Application and Implementation	13
2 Applications	1	9.1 Application Information.....	13
3 Description	1	9.2 Typical Application	13
4 Revision History	2	10 Power Supply Recommendations	18
5 Device Comparison Table	3	11 Layout	19
6 Pin Configuration and Functions	3	11.1 Layout Guidelines	19
7 Specifications	5	11.2 Layout Example	20
7.1 Absolute Maximum Ratings	5	12 Device and Documentation Support	21
7.2 ESD Ratings.....	5	12.1 Device Support.....	21
7.3 Recommended Operating Conditions.....	5	12.2 Documentation Support	21
7.4 Thermal Information	6	12.3 Related Links	21
7.5 Electrical Characteristics.....	6	12.4 Receiving Notification of Documentation Updates	22
7.6 Typical Characteristics	8	12.5 Community Resources.....	22
8 Detailed Description	9	12.6 Trademarks	22
8.1 Overview	9	12.7 Electrostatic Discharge Caution.....	22
8.2 Functional Block Diagram	9	12.8 Glossary	22
8.3 Feature Description.....	9	13 Mechanical, Packaging, and Orderable	
8.4 Device Functional Modes.....	12	Information	22

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (July 2011) to Revision E	Page
- Added <i>Applications</i> section, <i>Device Information</i> table, <i>Pin Configuration and Functions</i> section, <i>Specifications</i> section, <i>Detailed Description</i> section, <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section - Deleted <i>Ordering Information Table</i>; see POA at the end of the datasheet	 1 1

Changes from Revision C (August 2010) to Revision D	Page
Updated Absolute Maximum ratings table with maximum negative voltage and GND pin notes.	5


Changes from Revision B (September 2009) to Revision C	Page
Corrected I_{SINK} voltage.....	7

5 Device Comparison Table


DEVICE	UVLO ON	UVLO OFF	MAX DUTY CYCLE
UC1842A	16 V	10 V	<100%
UC1843A	8.4 V	7.6 V	<100%
UC1844A	16 V	10 V	<50%
UC1845A	8.4 V	7.6 V	<50%

6 Pin Configuration and Functions


**CDIP, PDIP, and SOIC Packages
8-Pin JG, P, and D
Top View**




**SOIC Package
14-Pin D
Top View**



**LCCC and PLCC Packages
20-Pin FK and FN
Top View**



**SOIC Package
16-Pin DW
Top View**



Pin Functions

PIN					I/O	DESCRIPTION
NAME	NO.					
	CDIP (8), PDIP (8), SOIC (8)	LCCC (20), PLCC (20)	SOIC (14)	SOIC (16)		
COMP	1	2	1	3	O	Outputs the low impedance 1-MHz internal error amplifier that is also the input to the peak current limit or PWM comparator, with an open-loop gain (AVOL) of 80 dB. This pin is capable of sinking a maximum of 6 mA and is not internally current limited.
FB	2	5	3	4	I	Input to the error amplifier that can be used to control the power converter voltage-feedback loop for stability.
GND	5	13	9	11	—	This is the controller signal ground.
ISENSE	3	7	5	5	I	Input to the peak current limit, PWM comparator of the UCx84xA controllers. When used in conjunction with a current sense resistor, the error amplifier output voltage controls the power systems cycle-by-cycle peak current limit. The maximum peak current sense signal is internally clamped to 1 V. See Functional Block Diagram .
OUTPUT	6	15	10	12	O	Output of 1-A totem pole gate driver. This pin can sink and source up to 1 A of gate driver current. A gate driver resistor must be used to limit the gate driver current.
PGND	—	12	8	10	—	Power ground and the gate driver return. For devices that have this pin, star grounding techniques can be used to redirect the gate driver current away from the signal ground pin (GND). This technique can reduce PWM controller instabilities caused by gate driver return current.
RT/CT	4	10	7	6	I	Input to the internal oscillator that is programmed with an external timing resistor (RT) and timing capacitor (CT). See Oscillator for information on properly selecting these timing components. TI recommends using capacitance values from 470 pF to 4.7 nF. TI also recommends that the timing resistor values chosen be from 5 kΩ to 100 kΩ.
VC	—	17	11	—	I	Bias input to the gate driver. For PWM controllers that do not have this pin, the gate driver is biased from the VCC pin. This pin must have a biasing capacitor that is at least 10 times greater than the gate capacitance of the main switching FET used in the design.
VCC	7	18	12	13, 14	I	Bias input to the gate driver. This pin must have a biasing capacitor that is at least 10 times greater than the gate capacitance of the main switching FET used in the design.
VREF	8	20	14	15	O	Reference voltage output of the PWM controller. This pin must supply no more than 10 mA under normal operation. This output is short-circuit protected at roughly 100 mA. This reference is also used for internal comparators and needs a high frequency bypass capacitor of 1 μF. The VCC capacitor also must be at least 10 times greater than the capacitor on the VREF pin.
NC	—	1, 3, 4, 6, 8, 9, 11, 14, 16, 19	2, 4, 6, 13	1, 2, 7, 8, 9, 16	—	No connection

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage (low impedance source)	VCC pin		30	V
Output current, I _{OUT}			±1	A
Output energy (capacitive load)			5	μJ
Analog inputs		–0.3	6.3	V
Maximum negative voltage	All pins	–0.3		V
Differential voltage between VC and VCC	VC pin	–0.3		V
Error amplifier output sink current, I _{COMP}			10	mA
Power dissipation at T _A ≤ 25°C			1	W
Lead temperature (soldering, 10 s)			300	°C
Junction temperature, T _J		–55	150	°C
Storage temperature, T _{stg}		–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CC}	Bias supply voltage	VCC pin		11		V
V _{FB} , V _{RC} , V _{VFB}	Voltage on analog pins	FB, ISENSE, and RT/CT pins	–0.1		5	V
V _{OUT}	Gate driver output voltage		–0.1		V _{CC}	V
I _{VCC}	Supply bias current				25	mA
I _{VREF}	Output current	VREF pin			10	mA
f _{OSC}	Oscillator frequency				500	kHz
T _A	Operating free-air temperature	UC184xA	–55		125	°C
		UC284xA	–40		125	
		UC384xA	–40		85	

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		UC184xA		UC2843A	UC284xA, UC384xA				UNIT
		JG (CDIP)	FK (LCCC)	FN (PLCC)	P (PDIP)	D (SOIC)	D (SOIC)	DW (SOIC)	
		8 PINS	20 PINS	20 PINS	8 PINS	8 PINS	14 PINS	16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	—	—	56.7	53.4	104.3	77.9	73.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	64	36.2	34.6	46.4	46.8	35.8	35	°C/W
R _{θJB}	Junction-to-board thermal resistance	92.5	35.4	21.8	30.7	45.3	32.5	38.4	°C/W
ψ _{JT}	Junction-to-top characterization parameter	—	—	10.4	16.8	6	6.6	9.7	°C/W
ψ _{JB}	Junction-to-board characterization parameter	—	—	21.5	30.6	44.6	32.2	37.8	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	15.1	4.1	—	—	—	—	—	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

Unless otherwise stated, these specifications apply for T_A = –55°C to 125°C (UC184xA), T_A = –40°C to 125°C (UC284xAQ), T_A = –40°C to 85°C (UC284xA), T_A = 0°C to 70°C (UC384xA); T_A = T_J; V_{CC} = 15 V⁽¹⁾; R_T = 10 kΩ; C_T = 3.3 nF.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
REFERENCE						
Output voltage	$T_J = 25^{\circ}\text{C}$, $I_O = 1\text{ mA}$	UC184xA, UC284xA	4.95	5	5.05	V
		UC384xA	4.9	5	5.1	
Line regulation	$12 \leq V_{IN} \leq 25\text{ V}$			6	20	mV
Load regulation	$1 \leq I_O \leq 20\text{ mA}$			6	25	mV
Temperature stability	See ⁽²⁾⁽³⁾			0.2	0.4	mV/ $^{\circ}\text{C}$
Total output variation	Line, Load, Temperature	UC184xA, UC284xA	4.9		5.1	V
		UC384xA	4.82		5.18	
Output noise voltage	$10\text{ Hz} \leq f \leq 10\text{ kHz}$; $T_J = 25^{\circ}\text{C}^{(2)}$			50		μV
Long-term stability	$T_A = 125^{\circ}\text{C}$, 1000 hrs ⁽²⁾			5	25	mV
Output short circuit			−30	−100	−180	mA
OSCILLATOR						
Initial accuracy	$T_J = 25^{\circ}\text{C}^{(4)}$		47	52	57	kHz
Voltage stability	$12 \leq V_{CC} \leq 25\text{ V}$			0.2%	1%	
Temperature stability	$T_{\text{MIN}} \leq T_A \leq T_{\text{MAX}}^{(2)}$			5%		
Amplitude	$V_{\text{RT/CT}}$ peak to peak ⁽²⁾			1.7		V
Discharge current	$T_J = 25^{\circ}\text{C}$, $V_{\text{RT/CT}} = 2\text{ V}^{(5)}$		7.8	8.3	8.8	mA
	$V_{\text{RT/CT}} = 2\text{ V}^{(5)}$	UC184xA, UC284xA	7.5		8.8	
		UC384xA	7.6		8.8	

- Adjust V_{CC} above the start threshold before setting at 15 V.
- Ensured by design, but not 100% production tested.
- Temperature stability, sometimes referred to as *average temperature coefficient*, is described by: Temperature stability = (V_{REF(max)} – V_{REF(min)}) / (T_{J(max)} – T_{J(min)}). V_{REF(max)} and V_{REF(min)} are the maximum and minimum reference voltage measured over the appropriate temperature range. Note that the extremes in voltage do not necessarily occur at the extremes in temperature.
- Output frequency equals oscillator frequency for the UC1842A and UC1843A. Output frequency is one half oscillator frequency for the UC1844A and UC1845A.
- This parameter is measured with R_T = 10 kΩ to V_{REF}. This contributes approximately 300 μA of current to the measurement. The total current flowing into the RT/CT pin is approximately 300 μA higher than the measured value.

Electrical Characteristics (continued)



Unless otherwise stated, these specifications apply for $T_A = -55^{\circ}\text{C}$ to 125°C (UC184xA), $T_A = -40^{\circ}\text{C}$ to 125°C (UC284xAQ), $T_A = -40^{\circ}\text{C}$ to 85°C (UC284xA), $T_A = 0^{\circ}\text{C}$ to 70°C (UC384xA); $T_A = T_J$; $V_{CC} = 15\text{ V}^{(1)}$; $R_T = 10\text{ k}\Omega$; $C_T = 3.3\text{ nF}$.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
ERROR AMPLIFIER							
Input voltage		V _{COMP} = 2.5 V	UC184xA, UC284xA	2.45	2.5	2.55	V
			UC384xA	2.42	2.5	2.58	
Input bias current				−0.3		−1	μA
				−0.3		−2	
A _{VOL}	Open-loop gain	2 ≤ V _O ≤ 4 V		65	90		dB
	Unity gain bandwidth	T _J = 25°C ⁽²⁾		0.7	1		MHz
CMRR	Common mode rejection ratio	12 ≤ V _{CC} ≤ 25 V		60	70		dB
	Output sink current	V _{FB} = 2.7 V, V _{COMP} = 1.1 V		2	6		mA
	Output source current	V _{FB} = 2.3 V, V _{COMP} = 5 V		−0.5	−0.8		mA
	V _{OUT} high	V _{FB} = 2.3 V, R _L = 15 kΩ to ground		5	6		V
	V _{OUT} low	V _{FB} = 2.7 V, R _L = 15 kΩ to VREF			0.7	1.1	V
CURRENT SENSE							
	Gain	See ⁽⁶⁾ (⁷)		2.85	3	3.15	V/V
	Maximum input signal	V _{COMP} = 5 V ⁽⁶⁾		0.9	1	1.1	V
PSRR	Power supply rejection ratio	12 ≤ V _{CC} 25 V ⁽⁶⁾			70		dB
	Input bias current				−2	−10	μA
	Delay to output	V _{ISENSE} = 0 to 2 V ⁽²⁾			150	300	ns
OUTPUT							
Output low level		I _{SINK} = 20 mA			0.1	0.4	V
		I _{SINK} = 200 mA			15	2.2	
Output high level		I _{SOURCE} = 20 mA		13	13.5		V
		I _{SOURCE} = 200 mA		12	13.5		
	Rise time	T _J = 25°C, C _L = 1 nF ⁽²⁾			50	150	ns
	Fall time	T _J = 25°C, C _L = 1 nF ⁽²⁾			50	150	ns
	UVLO saturation	V _{CC} = 5 V, I _{SINK} = 10 mA			0.7	1.2	V
UNDERVOLTAGE LOCKOUT							
Start threshold		UC1842A, UC1844A, UC2842A, and UC2844A		15	16	17	V
		UC3842A and UC3844A		14.5	16	17.5	
		UCx843A and UCx845A		7.8	8.4	9	
Minimum operation voltage after turnon		UC1842A, UC1844A, UC2842A, and UC2844A		9	10	11	V
		UC3842A and UC3844A		8.5	10	11.5	
		UCx843A and UCx845A		7	7.6	8.2	
PWM							
Maximum duty cycle		UCx842A, UCx843A		94%	96%	100%	
		UCx844A, UCx845A		47%	48%	50%	
Minimum duty cycle						0%	
TOTAL STANDBY CURRENT							
	Start-up current				0.3	0.5	mA
	Operating supply current	V _{FB} = V _{ISENSE} = 0 V			11	17	mA
	V _{CC} Zener voltage	I _{CC} = 25 mA		30	34		V

(6) Parameter measured at trip point of latch with $V_{FB} = 0$.

(7) Gain defined as: $A = \Delta V_{COMP} / \Delta V_{ISENSE}$; $0 \leq V_{ISENSE} \leq 0.8\text{ V}$.

7.6 Typical Characteristics




8 Detailed Description

8.1 Overview

The UCx84xA family of fixed-frequency pulse-width-modulator (PWM) controllers are designed to operate at switching frequencies of 500 kHz. These controllers are designed for peak current mode (PCM) and can be used in isolated and non-isolated power supply designs. These controllers can drive FETs directly from the output, which is capable of sourcing and sinking up to 1 A of gate driver current. These devices also have a built-in low-impedance amplifier that can be used in non-isolated designs to control the power supply output voltage and feedback loop.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Pulse-by-Pulse Current Limiting

Pulse-by-pulse limiting is inherent in the current mode control scheme. An upper limit on the peak current can be established by simply clamping the error voltage. Accurate current limiting allows optimization of magnetic and power semiconductor elements while ensuring reliable supply operation.

8.3.2 Current Sense Circuit

Peak current (I_S) is determined by [Equation 1](#):

$$I_{S(max)} \times \frac{1V}{R_S} \quad (1)$$

A small RC filter may be required to suppress switch transients.

Feature Description (continued)




Figure 3. Current Sense Circuit Diagram

8.3.3 Error Amplifier Configuration

The error amplifier can source up to 0.8 mA, and sink up to 6 mA.




Figure 4. Error Amplifier Configuration Diagram

8.3.4 Undervoltage Lockout

The UCx84xA devices feature undervoltage lockout protection circuits for controlled operation during power-up and power-down sequences. Undervoltage lockout thresholds for the UCx842A, UCx843A, UCx844A, and UCx845A devices are optimized for two groups of applications: off-line power supplies and DC-DC converters. With a wider $V_{CC_{ON}}$ to $V_{CC_{OFF}}$ range, the UCx842A and UCx844A devices are ideally suited to off-line AC input applications. The UCx843A and UCx845A controllers have a much narrower $V_{CC_{ON}}$ to $V_{CC_{OFF}}$ hysteresis and may be used in DC to DC applications where the input is considered regulated.

During UVLO the IC draws typically 0.3 mA of supply current. This V_{CC} current is considerable less than the UCx84x family and results in lower power drawn from the line. The reduced start-up current is of particular concern in off-line supplies where the IC is *powered-up* from the high-voltage DC rail, then bootstrapped to an auxiliary winding on the main transformer. Power is then dissipated in the start-up resistor which is sized by the IC's start-up current. Lowering this by 50% in the UCx84xA version family, as compared to the UCx84x family, reduces the resistors power loss by the same percentage. Once crossing the turnon threshold the IC supply current increases typically to about 11 mA. During undervoltage lockout, the UCx84xA series of devices prevent the power MOSFET from parasitically turning on due to the *Miller* effect at power-up. This improved design to the lower totem-pole transistor's operation during undervoltage lockout allows the IC to sink higher currents, up to 10 mA, at saturation voltages as low as 0.7 V, compared to the UCx84x devices which would only sink up to 0.2 mA under the same conditions.

Feature Description (continued)




Figure 5. Undervoltage Lockout

8.3.5 Oscillator





Figure 8. Oscillator Section




Figure 9. Slope Compensation

Feature Description (continued)

Precision operation at high frequencies with an accurate maximum duty cycle, see [Figure 7](#), can now be obtained with the UCx84xA family of devices due to its trimmed oscillator discharge current. This nullifies the effects of production variations in the initial discharge current or dead time. Previous versions of the UCx84x devices had greater than a 2:1 oscillator discharge current range and resulted in less reliable maximum duty cycle programming.

A fraction of the oscillator ramp can be resistively summed with the current sense signal, to provide slope compensation for converters requiring duty cycles over 50%. Capacitor C forms a filter with R2 to suppress the leading-edge switch spikes.

8.4 Device Functional Modes

8.4.1 Normal Operation

The IC can be used in peak current mode (PCM) control or voltage mode (VM) control. When the converter is operating in PCM, the voltage amplifier output will regulate the converter's peak current and duty cycle. When the IC is used in VM control, the voltage amplifier output will regulate the power converter's duty cycle. The regulation of the system's peak current and duty cycle can be achieved with the use of the integrated error amplifier and external feedback circuitry.

8.4.2 Undervoltage Lockout (UVLO) Start-Up

During system start-up, VCC voltage starts to rise from 0. Before the VCC voltage reaches its corresponding start threshold, the IC is operating in UVLO mode. After the UVLO turn start-up threshold is met the device will become active and the reference will come up to 5 V.

8.4.3 UVLO Turnoff Mode

If the bias voltage to VCC drops below the UVLO minimum operating voltage, PWM switching stops and the reference will become inactive, returning to 0 V. The device can be restarted by applying a voltage greater than the UVLO start threshold to the VCC pin.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The UCx84xA controllers are peak-current mode pulse-width modulators. These controllers have an onboard amplifier and can be used in isolated or nonisolated power supply designs. There is an onboard totem-pole gate driver capable of delivering 1 A of peak current. This is a high-speed PWM capable of operating at switching frequencies up to 500 kHz.

9.2 Typical Application

A typical application for the UC3842A in an off-line flyback converter is shown in [Figure 10](#). The UC3842A uses an inner current control loop that contains a small current sense resistor which senses the primary inductor current ramp. This current sense resistor transforms the inductor current waveform to a voltage signal that is input directly into the primary side PWM comparator. This inner loop determines the response to input voltage changes. An outer voltage control loop involves comparing a portion of the output voltage to a reference voltage at the input of an error amplifier. When used in an off-line isolated application, the voltage feedback of the isolated output is accomplished using a secondary-side error amplifier and adjustable voltage reference, such as the TL431. The error signal crosses the primary to secondary isolation boundary using an opto-isolator whose collector is connected to the VREF pin and the emitter is connected to FB. The outer voltage control loop determines the response to load changes.

Typical Application (continued)




Figure 10. Typical Flyback Application Circuit

Typical Application (continued)

9.2.1 Design Requirements

For this design example, use the parameters listed in [Table 1](#) as the input parameters.

Table 1. Design Parameters

PARAMETER	MIN	TYP	MAX	UNIT
INPUT CHARACTERISTICS				
V _{IN} Input voltage (RMS)	85		265	V
f _{LINE} Line frequency	47		63	Hz
OUTPUT CHARACTERISTICS				
V _{OUT} Output voltage	11.75	12	12.25	V
Output ripple voltage		50		mV _{pp}
I _{OUT} Output current		4	4.33	A
Load step	11.75		12.25	V
SYSTEMS CHARACTERISTICS				
η Maximum load efficiency	86%			

9.2.2 Detailed Design Procedure

This application design procedure shows how to setup and use the UC2842A peak current mode controller in an offline flyback converter, with universal input to a 12-V, 48-W regulated output.

Setting up and designing with the UC2842A peak current mode controller in a continuous mode flyback application requires knowing some things about the power stage. First, calculate the required input bulk capacitance (C_{IN}) based on output power level (P_{OUT}), efficiency (η), minimum input voltage (V_{IN(min)}), line frequency (f_{LINE}) and minimum bulk voltage. For this design example let V_{BULK(min)} = 95 V.

$$V_{INripple} = \frac{2 \times \frac{P_{OUT}}{\eta} \times \left[0.25 + \frac{1}{\pi} \times \arcsin \left(\frac{V_{BULK(min)}}{\sqrt{2} \times V_{IN(min)}} \right) \right]}{(2 \times V_{IN(min)}^2 - V_{BULK(min)}^2) \times f_{LINE}} \quad (2)$$

$$C_{IN} = \frac{2 \times \frac{P_{OUT}}{\eta} \times \left[0.25 + \frac{1}{\pi} \times \arcsin \left(\frac{V_{BULK(min)}}{\sqrt{2} \times V_{IN(min)}} \right) \right]}{(2 \times V_{IN(min)}^2 - V_{BULK(min)}^2) \times f_{LINE}} \approx 180 \mu F \quad (3)$$

The output capacitor (C_{OUT}) is sized so the output voltage does not droop more than 10% during a large-signal transient response. The voltage-loop crossover frequency (f_c) is estimated to be 2.5 kHz at this point in the design.

$$C_{OUT} \geq \frac{\frac{I_{OUT}}{f_c}}{V_{OUT} \times 20\%} \approx 1.66 \text{ mF} \quad (4)$$

The C_{OUT} selected for the design is a 2200-μF capacitor, with an equivalent series resistance (ESR) of 45 mΩ.

Next calculate the maximum primary to secondary turns ratio (N_{PS}) of the transformer, based on the minimum input voltage and output voltage.

$$N_{PS} \leq \frac{V_{IN(min)} \times \sqrt{2}}{V_{OUT}} = \frac{85 \text{ V} \times \sqrt{2}}{12 \text{ V}} \approx 10 \quad (5)$$

Next calculate the auxiliary to secondary turns ratio (N_{AS}) of the transformer, based on the output voltage and the bias voltage of the UC2842A.

$$N_{AS} \leq \frac{V_{VCC}}{V_{OUT}} = \frac{12\text{ V}}{12\text{ V}} = 1 \quad (6)$$

Once the transformer turns ratios have been determined, the minimum primary magnetizing inductance (L_{PM}) of the transformer can be calculated based on minimum bulk voltage, Duty Cycle (D), reflected output current and efficiency. The transformer used in this design has an L_{PM} of 1.7 mH, $N_{PS} = 10$, and a $N_{AS} = 1$.

$$D = \frac{N_{PS} \times V_{OUT}}{V_{BULK(min)} + N_{PS} \times V_{OUT}} \approx 0.56 \quad (7)$$

$$L_{PM} \geq \frac{V_{BULK(min)} \times D}{\frac{70\% \times I_{OUT}}{\eta \times N_{PS}}} = 1.632\text{ mH} \approx 1.7\text{ mH} \quad (8)$$

After the transformer has been selected, the primary peak current (I_{LPK}) of the transformer can be calculated based on the primary magnetizing inductance ripple (I_{LPM}) and the reflected output current across the transformer.

$$I_{LPM} = \frac{V_{BULK(min)} \times D}{f_{SW} \times L_M} \approx 0.31\text{ A} \quad (9)$$

$$I_{LPK} = \frac{I_{OUT}}{N_{PS} \times (1-D)} + \frac{I_{LM}}{2} \approx 1.1\text{ A} \quad (10)$$

Once the primary peak current has been calculated the current sense resistor (R_{CS}) can be selected.

$$R_{CS} = \frac{1\text{ V}}{I_{LPK} \times 1.3} = 0.725\ \Omega \approx 0.75\ \Omega \quad (11)$$

Resistors R_{S1} and R_{S2} are used to set the slope compensation of the design. Capacitor C_{S1} is a DC blocking capacitor, and pull-up resistor R_P is used to provide some offset to the current sense signal for noise immunity. R_P and R_{S2} were preselected to add a DC offset of 50 mV to the current sense signal.

R_{S1} is selected to set the slope compensation to one-half of the ripple current down slope of the flyback inductor. This can be accomplished by calculating the secondary magnetizing inductance (L_{SM}) and using the following calculation for R_{S1} . The 1.7 V in the R_{S1} equation is the peak-to-peak ripple voltage amplitude of the oscillator.

$$R_{S1} = \frac{1.7\text{ V} \times R_{S2} \times f_{SW} \times (2 \times L_{SM} \times N_{PS})}{V_{OUT} \times (1-D) \times R_{CS}} - R_{S2} = 27.72\text{ k}\Omega \approx 27.4\text{ k}\Omega$$

where

$$\bullet \quad R_{S2} = 2.05\text{ k}\Omega \quad (12)$$

Resistors R_I and R_K are selected to the output reference and can be calculated by preselecting a value for R_K and knowing the TL431 reference voltage ($V_{TL431REF}$). After choosing 2.49 k Ω for R_K , R_I is calculated and a standard resistor value of 9.53 k Ω is chosen for this resistor.

$$R_I = \frac{R_K \times (V_{OUT} - V_{TL431REF})}{V_{TL431REF}} = \frac{2.49\text{ k}\Omega \times (12\text{ V} - 2.5\text{ V})}{2.5\text{ V}} = 9.462\text{ k}\Omega \approx 9.53\text{ k}\Omega \quad (13)$$

This design using the UC2842A controller has an interesting control loop with many components. $G_{OPTO}(f)$ is the approximate transfer function across the opto isolator in the design. The pole frequency of the opto isolator is represented by f_p . The opto isolator used in this design has a current transfer ratio of 1 and pole frequency of roughly 5 kHz. See [Figure 10](#) for component placement and node voltages. The voltage loop (f_c) must cross-over less than the opto isolator pole for simplified compensation.

$$s(f) = 2 \times \pi \times 1i \times f \quad (14)$$

$$f_p = 5\text{ kHz} \quad (15)$$

$$G_{OPTO}(f) = \frac{\Delta V_B}{\Delta V_A} = \frac{R_C}{R_F} \times \frac{ctr}{\frac{s(f)}{2 \times \pi \times f_p} + 1} \quad (16)$$

$G_{BC}(f)$ is an estimate of the transfer function from the output of the opto isolator to the PWM's control voltage.

$$G_{BC}(f) = \frac{\Delta V_C}{\Delta V_B} = \frac{R_A}{R_B} \times \frac{1}{s(f) \times R_A \times C_A + 1} \quad (17)$$

The duty cycle varies with the bulk input voltage (V_{BULK}). V_{BULK} varies from 95 V to 375 V during normal operation. This causes the duty cycle to vary from 24% to 56%.

$$D = \frac{N_{PS} \times V_{OUT}}{V_{BULK} + N_{PS} \times V_{OUT}} = 0.24 \text{ to } 0.56 \quad (18)$$

G_O is the DC gain of the control-to-output transfer function.

$$G_O = \frac{\Delta V_{OUT}}{\Delta V_C} = N_{PS} \times \frac{1-D}{1+D} \times \frac{1}{3} \quad (19)$$

The quality factor (Q) is defined by the primary magnetizing inductance change in voltage (S_N) as a function of duty cycle; as well as, the added slope compensation (S_E).

$$S_N = \frac{V_{BULK} \times R_{CS}}{L_{PM}} \quad (20)$$

$$S_E = 1.7 \text{ V} \times \frac{R_{S2} \times f_{SW}}{R_{S1} + R_{S2}} \quad (21)$$

$$Q = \frac{1}{\pi \left[\left(1 + \frac{S_E}{S_N} \right) \times (1-D) - 0.5 \right]} \quad (22)$$

To ensure that the voltage loop is stable, the crossover frequency must be less than one half of the right-half-plane zero frequency (f_{RHPz}) of the flyback converter. The right-half-plane zero frequency at the minimum bulk voltage would be roughly 9.8 kHz. For this design example the target crossover of the voltage loop is at 1 kHz. The actual f_C may be higher or lower than the target.

$$f_{RHPz} = \frac{1}{\frac{2 \times \pi \times L_{PM}}{R_{OUT}} \times \frac{D}{(1-D)^2}} \approx 10 \text{ kHz} \quad (23)$$

$$f_C \leq \frac{f_{RHPz}}{2} \approx 5 \text{ kHz} \quad (24)$$

The DC gain of $G_{CO}(f)$ moves with the bulk input voltage. Resistor R_Z is selected to crossover the voltage loop when input to the converter is at $V_{BULK(min)}$ and to crossover at 1/5th the maximum crossover frequency.

$$R_Z = \frac{R_I}{\left| G_{OPTO}(f_C/5) \times G_{BC}(f_C/5) \times G_O \times G_{CO}(f_C/5) \right|} = 23.95 \text{ k}\Omega, \text{ a } 23.7 \text{ k}\Omega \text{ was used} \quad (25)$$

Capacitor C_Z is selected to add 45° of phase margin at voltage loop crossover. For this design example a 6.8-nF capacitor was used.

$$C_Z = \frac{1}{2\pi \times \frac{f_C}{5} \times R_Z} \approx 6.7 \text{ nF} \quad (26)$$

Capacitor C_P is selected to attenuate the high frequency gain of the control loop.

$$C_P = \frac{C_Z}{10} = 680 \text{ pF} \quad (27)$$

$G_C(f)$ is the estimated transfer function of the TL431 compensation.

$$G_C(f) = \frac{\Delta V_C}{\Delta V_O} = \frac{s(f) \times R_Z \times C_Z + 1}{s(f) \times R_I \times (C_Z + C_P) \times \left(\frac{s(f) \times R_Z \times C_Z \times C_P}{C_Z + C_P} + 1 \right)} \quad (28)$$

$T_V(f)$ is the estimated theoretical transfer function of the close-loop gain of the system. The feedback loop response may be different in the actual circuit and may have to be adjusted with a network analyzer to meet actual circuit performance and reliability. The feedback loop response must be evaluated over worst case variations in design parameters.

$$T_V(f) = G_C(f) \times G_{OPTO}(f) \times G_{BC}(f) \times G_O \times G_{CO}(f_c) \quad (29)$$

For this application example, this design technique generated a theoretical feedback loop ($T_V(f)$) crossover at 1 kHz with roughly 55° of phase margin at a minimum input bulk voltage of 95 V. The theoretical voltage loop at high-line crossed over at 2.7 kHz with a phase margin of 72°. See Figure 11 and Figure 12. $T_V(f)$ must be evaluated with a network analyzer and adjust the loop compensation as necessary based on the actual circuitry behavior. Also conduct transient testing to ensure that the device remains stable.

9.2.3 Application Curves




Figure 11. Voltage Loop Gain




Figure 12. Voltage Loop Gain




Figure 13. V_{OUT} Start-Up Full Load




Figure 14. V_{OUT} Ripple Voltage

10 Power Supply Recommendations

TI recommends using the UCx84xA in isolated or non-isolated peak current mode control power supplies. The device can be used in buck, boost, flyback, and forward converter-based power supply topologies.

11 Layout

11.1 Layout Guidelines

- Star grounding techniques must be used.
- Current loops must be kept as short and narrow as possible.
- The IC ground and power ground must meet at the return for the input bulk capacitor. Ensure that high frequency and high current from the power stage does not go through the signal ground paths.
- A high-frequency bypass capacitor (C_{VCC1}) must be placed across VCC and GND pins as close as possible to the pins.
- Resistor R_{S2} and capacitor C_F form a low-pass filter for the current sense signal. C_F must be as close to CS and GND pins as possible.
- Capacitor C_{VREF} must be as close to VREF and GND pins as possible.
- [Figure 15](#) shows the SMD components arranged for wave-solder on a single-layer board. If multiple layers are used, some components may be rearranged for easier interconnection and reduced current-loop areas. If the solder process allows, placing the SMD components in perpendicular orientations may improve interconnections and loop areas.

11.2 Layout Example




Figure 15. Layout Diagram

12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

- WEBENCH Design Tool, <http://www.ti.com/product/UC3842A/toolssoftware>
- TI Engineer to Engineer Support Forum, <https://e2e.ti.com/>

12.1.2 Device Nomenclature

C_{IN}	Input bulk capacitance
C_{OUT}	Output capacitance
D	Duty cycle
ESR	Equivalent series resistance
$G_{BC}(f)$	An estimate of the transfer function from the output of the opto-isolator to the PWM control voltage.
G_O	The DC gain of the control to output transfer function.
$G_{OPTO}(f)$	The approximate transfer function across the opto-isolator in the design.
I_{LPM}	Transformer primary average current
I_{LPK}	Peak transformer primary current
L_{PM}	Transformer primary magnetizing inductance
L_{SM}	Transformer secondary magnetizing inductance
N_{PS}	Primary to secondary transformer turns ratio
N_{AS}	Auxiliary to secondary transformer turns ratio
$T_V(f)$	is the feedback control loop transfer function.
$V_{INripple}$	Input ripple voltage

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

Design Review: 150 Watt Current-Mode Flyback (SLUP078)

12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
UC1842A	Click here	Click here	Click here	Click here	Click here
UC1843A	Click here	Click here	Click here	Click here	Click here
UC1844A	Click here	Click here	Click here	Click here	Click here
UC1845A	Click here	Click here	Click here	Click here	Click here
UC2842A	Click here	Click here	Click here	Click here	Click here
UC2843A	Click here	Click here	Click here	Click here	Click here
UC2844A	Click here	Click here	Click here	Click here	Click here
UC2845A	Click here	Click here	Click here	Click here	Click here
UC3842A	Click here	Click here	Click here	Click here	Click here

Related Links (continued)

Table 2. Related Links (continued)

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
UC3843A	Click here	Click here	Click here	Click here	Click here
UC3844A	Click here	Click here	Click here	Click here	Click here
UC3845A	Click here	Click here	Click here	Click here	Click here

12.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.6 Trademarks

E2E is a trademark of Texas Instruments.
 All other trademarks are the property of their respective owners.

12.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.8 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8670405PA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	8670405PA UC1842A	Samples
5962-8670405XA	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 8670405XA UC1842AL/ 883B	Samples
5962-8670406PA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	8670406PA UC1843A	Samples
5962-8670406XA	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 8670406XA UC1843AL/ 883B	Samples
5962-8670407PA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	8670407PA UC1844A	Samples
5962-8670407XA	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 8670407XA UC1844AL/ 883B	Samples
5962-8670408PA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	8670408PA UC1845A	Samples
5962-8670408XA	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 8670408XA UC1845AL/ 883B	Samples
UC1842AJ	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	UC1842AJ	Samples
UC1842AJ883B	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	8670405PA UC1842A	Samples
UC1842AL883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 8670405XA UC1842AL/ 883B	Samples
UC1843AJ	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	UC1843AJ	Samples
UC1843AJ883B	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	8670406PA UC1843A	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UC1843AL883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 8670406XA UC1843AL/ 883B	Samples
UC1844AJ	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	UC1844AJ	Samples
UC1844AJ883B	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	8670407PA UC1844A	Samples
UC1844AL883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 8670407XA UC1844AL/ 883B	Samples
UC1845AJ	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	UC1845AJ	Samples
UC1845AJ883B	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	8670408PA UC1845A	Samples
UC1845AL883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 8670408XA UC1845AL/ 883B	Samples
UC2842AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2842AD	Samples
UC2842AD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2842A UC2842 AD8	Samples
UC2842AD8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2842A UC2842 AD8	Samples
UC2842AD8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2842A UC2842 AD8	Samples
UC2842AD8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2842A UC2842 AD8	Samples
UC2842ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2842AD	Samples
UC2842ADTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2842AD	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UC2842ADW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2842ADW	Samples
UC2842ADWTR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2842ADW	Samples
UC2842ADWTRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2842ADW	Samples
UC2842AN	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	UC2842AN	Samples
UC2842ANG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	UC2842AN	Samples
UC2843AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2843AD	Samples
UC2843AD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2843A UC2843 AD8	Samples
UC2843AD8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2843A UC2843 AD8	Samples
UC2843AD8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2843A UC2843 AD8	Samples
UC2843AD8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2843A UC2843 AD8	Samples
UC2843ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2843AD	Samples
UC2843ADTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2843AD	Samples
UC2843AN	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	UC2843AN	Samples
UC2843ANG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	UC2843AN	Samples
UC2843AQ	NRND	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	UC2843AQ	
UC2844AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2844AD	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UC2844AD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2844A UC2844 AD8	Samples
UC2844AD8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2844A UC2844 AD8	Samples
UC2844AD8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2844A UC2844 AD8	Samples
UC2844AD8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2844A UC2844 AD8	Samples
UC2844ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2844AD	Samples
UC2844ADTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2844AD	Samples
UC2844ADTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2844AD	Samples
UC2844AN	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	UC2844AN	Samples
UC2844ANG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	UC2844AN	Samples
UC2844AQD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2844AQ, UC2844AQ)	Samples
UC2844AQD8R	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2844AQ, UC2844AQ)	Samples
UC2844AQDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2844AQ, UC2844AQ)	Samples
UC2845AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2845AD	Samples
UC2845AD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2845A UC2845 AD8	Samples
UC2845AD8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2845A UC2845 AD8	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UC2845AD8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2845A UC2845 AD8	Samples
UC2845AD8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2845A UC2845 AD8	Samples
UC2845ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2845AD	Samples
UC2845ADTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2845AD	Samples
UC2845ADTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2845AD	Samples
UC2845ADW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2845ADW	Samples
UC2845AN	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	UC2845AN	Samples
UC2845ANG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	UC2845AN	Samples
UC3842AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3842AD	Samples
UC3842AD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3842A UC3842 AD8	Samples
UC3842AD8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3842A UC3842 AD8	Samples
UC3842AD8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3842A UC3842 AD8	Samples
UC3842AD8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3842A UC3842 AD8	Samples
UC3842ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3842AD	Samples
UC3842ADTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3842AD	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UC3842ADW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3842ADW	Samples
UC3842ADWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3842ADW	Samples
UC3842AN	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3842AN	Samples
UC3842ANG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3842AN	Samples
UC3842J	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type		UC3842J	Samples
UC3843AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3843AD	Samples
UC3843AD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3843A UC3843 AD8	Samples
UC3843AD8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3843A UC3843 AD8	Samples
UC3843AD8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3843A UC3843 AD8	Samples
UC3843AD8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3843A UC3843 AD8	Samples
UC3843ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3843AD	Samples
UC3843ADTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3843AD	Samples
UC3843ADTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3843AD	Samples
UC3843AN	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3843AN	Samples
UC3843ANG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3843AN	Samples
UC3844AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3844AD	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UC3844AD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3844A UC3844 AD8	Samples
UC3844AD8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3844A UC3844 AD8	Samples
UC3844AD8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3844A UC3844 AD8	Samples
UC3844AD8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3844A UC3844 AD8	Samples
UC3844ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3844AD	Samples
UC3844ADTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3844AD	Samples
UC3844ADTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3844AD	Samples
UC3844AN	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3844AN	Samples
UC3844ANG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3844AN	Samples
UC3845AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3845AD	Samples
UC3845AD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3845A UC3845 AD8	Samples
UC3845AD8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3845A UC3845 AD8	Samples
UC3845AD8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3845A UC3845 AD8	Samples
UC3845AD8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3845A UC3845 AD8	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UC3845ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3845AD	Samples
UC3845ADTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3845AD	Samples
UC3845ADTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3845AD	Samples
UC3845AN	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3845AN	Samples
UC3845ANG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3845AN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC1842A, UC1843A, UC1844A, UC1845A, UC2843A, UC3842A, UC3842M, UC3843A, UC3844A, UC3845A :

- Catalog: [UC3842A](#), [UC3843A](#), [UC3844A](#), [UC3845A](#), [UC3842](#), [UC3845AM](#)
- Automotive: [UC2843A-Q1](#)
- Enhanced Product: [UC1842A-EP](#), [UC1843A-EP](#), [UC1844A-EP](#), [UC1845A-EP](#), [UC1842A-EP](#), [UC1843A-EP](#), [UC1844A-EP](#), [UC1845A-EP](#)
- Military: [UC1842A](#), [UC1843A](#), [UC1844A](#), [UC1845A](#)
- Space: [UC1842A-SP](#), [UC1843A-SP](#), [UC1844A-SP](#), [UC1845A-SP](#), [UC1842A-SP](#), [UC1843A-SP](#), [UC1844A-SP](#), [UC1845A-SP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications
- Military - QML certified for Military and Defense Applications
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application


TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC2842AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2842ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2842ADWTR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
UC2843AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2843ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2844AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2844ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2844AQD8R	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2844AQDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2845AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2845ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC3842AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC3842ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC3843AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC3843ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC3844AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC3844ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC3845AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC3845ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UC2842AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC2842ADTR	SOIC	D	14	2500	333.2	345.9	28.6
UC2842ADWTR	SOIC	DW	16	2000	367.0	367.0	38.0
UC2843AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC2843ADTR	SOIC	D	14	2500	333.2	345.9	28.6
UC2844AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC2844ADTR	SOIC	D	14	2500	333.2	345.9	28.6
UC2844AQD8R	SOIC	D	8	2500	367.0	367.0	35.0
UC2844AQDR	SOIC	D	14	2500	367.0	367.0	38.0
UC2845AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC2845ADTR	SOIC	D	14	2500	333.2	345.9	28.6
UC3842AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC3842ADTR	SOIC	D	14	2500	333.2	345.9	28.6
UC3843AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC3843ADTR	SOIC	D	14	2500	333.2	345.9	28.6
UC3844AD8TR	SOIC	D	8	2500	340.5	338.1	20.6

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UC3844ADTR	SOIC	D	14	2500	333.2	345.9	28.6
UC3845AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC3845ADTR	SOIC	D	14	2500	333.2	345.9	28.6



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




NO. OF TERMINALS **	A		B	
	MIN	MAX	MIN	MAX
20	0.342 (8,69)	0.358 (9,09)	0.307 (7,80)	0.358 (9,09)
28	0.442 (11,23)	0.458 (11,63)	0.406 (10,31)	0.458 (11,63)
44	0.640 (16,26)	0.660 (16,76)	0.495 (12,58)	0.560 (14,22)
52	0.740 (18,78)	0.761 (19,32)	0.495 (12,58)	0.560 (14,22)
68	0.938 (23,83)	0.962 (24,43)	0.850 (21,6)	0.858 (21,8)
84	1.141 (28,99)	1.165 (29,59)	1.047 (26,6)	1.063 (27,0)



4040140/D 01/11


- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package can be hermetically sealed with a metal lid.
 - Falls within JEDEC MS-004



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
D. Falls within JEDEC MS-013 variation AA.

DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Refer to IPC7351 for alternate board design.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

FN 20

GENERIC PACKAGE VIEW

PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4040005-2/C

FN0020A

PACKAGE OUTLINE

PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



4215152/B 04/2017

NOTES:


1. All linear dimensions are in inches. Any dimensions in brackets are in millimeters. Any dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Dimension does not include mold protrusion. Maximum allowable mold protrusion .01 in [0.25 mm] per side.
4. Reference JEDEC registration MS-018.

EXAMPLE BOARD LAYOUT



FN0020A

PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:6X



SOLDER MASK DETAILS

4215152/B 04/2017

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

FN0020A

PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE:6X


4215152/B 04/2017

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4040047-5/M 06/11

NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.

D (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R-PDSO-G8)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - $\triangle D$ Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AA.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE




4211283-2/E 08/12

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification.
 E. Falls within MIL STD 1835 GDIP1-T8

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001 variation BA.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.