



M48Z32V

3.3V, 256 Kbit (32 Kbit x8) ZEROPOWER® SRAM

FEATURES SUMMARY

- INTEGRATED, ULTRA LOW POWER SRAM, AND POWER-FAIL CONTROL CIRCUIT
- READ CYCLE TIME EQUALS WRITE CYCLE TIME
- AUTOMATIC POWER-FAIL CHIP DESELECT AND WRITE PROTECTION
- WRITE PROTECT VOLTAGES:
(V_{PFD} = Power-fail Deselect Voltage)
– M48Z32V: $2.7V \leq V_{PFD} \leq 3.0V$
- ULTRA-LOW STANDBY CURRENT

Figure 2. Package




Figure 1. Logic Diagram




Table 1. Signal Names

A0-A14	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
$\overline{E}$	Chip Enable Input
$\overline{G}$	Output Enable Input
$\overline{W}$	WRITE Enable Input
V_{CC}	Supply Voltage
V_{SS}	Ground
B +	Positive Battery Pin
NC	Not Connected

TABLE OF CONTENTS


FEATURES SUMMARY	1
Figure 1. Logic Diagram	1
Figure 2. Package	1
Table 1. Signal Names	1
SUMMARY DESCRIPTION	3
Figure 3. SOIC Connections	3
Figure 4. Block Diagram	4
OPERATING MODES	4
Table 2. Operating Modes	4
READ Mode	5
Figure 5. READ Mode AC Waveforms	5
Table 3. READ Mode AC Characteristics	5
WRITE Mode	6
Figure 6. WRITE Enable Controlled, WRITE Mode AC Waveforms	6
Figure 7. Chip Enable Controlled, WRITE Mode AC Waveforms	6
Table 4. WRITE Mode AC Characteristics	7
Data Retention Mode	8
V_{CC} Noise And Negative Going Transients	8
Figure 8. Supply Voltage Protection	8
MAXIMUM RATING	9
Table 5. Absolute Maximum Ratings	9
DC AND AC PARAMETERS	10
Table 6. Operating and AC Measurement Conditions	10
Figure 9. AC Measurement Load Circuit	10
Table 7. Capacitance	10
Table 8. DC Characteristics	11
Figure 10. Power Down/Up Mode AC Waveforms	12
Table 9. Power Down/Up AC Characteristics	12
Table 10. Power Down/Up Trip Points DC Characteristics	12
PACKAGE MECHANICAL INFORMATION	13
Figure 11. SOH44 – 44-lead Plastic, Hatless, Small Package Outline	13
Table 11. SOH44 – 44-lead Plastic, Hatless, Small Package Mechanical Data	13
PART NUMBERING	14
Table 12. Ordering Information Scheme	14
REVISION HISTORY	15
Table 13. Revision History	15

SUMMARY DESCRIPTION

The M48Z32V ZEROPOWER® RAM is a 32 Kbit x 8, non-volatile static RAM that integrates power-fail deselect circuitry and battery control logic on a single die.

The 44-pin, 330mil SOIC provides a battery pin for an external, user-supplied battery. This is all that is required to fully non-volatize the SRAM.

Figure 3. SOIC Connections



Note: NF, Pin 7 must be tied to VSS.

OPERATING MODES

The M48Z32V also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single power supply for an out of tolerance condition. When V_{CC} is out of tolerance, the circuit write protects the SRAM, providing a high degree

of data security in the midst of unpredictable system operation brought on by low V_{CC} . As V_{CC} falls below approximately V_{SO} , the control circuitry connects the battery which maintains data until valid power returns.

Table 2. Operating Modes

Mode	V _{CC}	$\overline{\text{E}}$	$\overline{\text{G}}$	$\overline{\text{W}}$	DQ0-DQ7	Power
Deselect	3.0 to 3.6V	V _{IH}	X	X	High Z	Standby
WRITE		V _{IL}	X	V _{IL}	D _{IN}	Active
READ		V _{IL}	V _{IL}	V _{IH}	D _{OUT}	Active
READ		V _{IL}	V _{IH}	V _{IH}	High Z	Active
Deselect	V _{SO} to V _{PFD} (min) ⁽¹⁾	X	X	X	High Z	CMOS Standby
Deselect	≤ V _{SO} ⁽¹⁾	X	X	X	High Z	Battery Back-up Mode

Note: $X = V_{IH}$ or V_{IL} ; V_{SQ} = Battery Back-up Switchover Voltage.

Note: 1. See Table 10., page 12 for details.


READ Mode

The M48Z32V is in the READ Mode whenever $\overline{W}$ (WRITE Enable) is high, $\overline{E}$ (Chip Enable) is low. The device architecture allows ripple-through access of data from eight of 262,144 locations in the static storage array. Thus, the unique address specified by the 15 Address Inputs defines which one of the 32,768 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within Address Access time (t_{AVQV}) after the last address input signal is stable, providing that the $\overline{E}$ and $\overline{G}$ access times are also satisfied. If the $\overline{E}$ and $\overline{G}$ access times are not met, valid data will be

available after the latter of the Chip Enable Access time (t_{ELQV}) or Output Enable Access time (t_{GLQV}).

The state of the eight three-state Data I/O signals is controlled by $\overline{E}$ and $\overline{G}$. If the outputs are activated before t_{AVQV} , the data lines will be driven to an indeterminate state until t_{AVQV} . If the Address Inputs are changed while $\overline{E}$ and $\overline{G}$ remain active, output data will remain valid for Output Data Hold time (t_{AXQX}) but will go indeterminate until the next Address Access.

Figure 5. READ Mode AC Waveforms



Note: WRITE Enable ($\overline{W}$) = High.

Table 3. READ Mode AC Characteristics

Symbol	Parameter ⁽¹⁾	M48Z32V		Unit
		−35		
		Min	Max	
t _{AVAV}	READ Cycle Time	35		ns
t _{AVQV}	Address Valid to Output Valid		35	ns
t _{ELQV}	Chip Enable Low to Output Valid		35	ns
t _{GLQV}	Output Enable Low to Output Valid		15	ns
t _{ELQX} ⁽²⁾	Chip Enable Low to Output Transition	5		ns
t _{GLQX} ⁽²⁾	Output Enable Low to Output Transition	0		ns
t _{EHQZ} ⁽²⁾	Chip Enable High to Output Hi-Z		13	ns
t _{GHQZ} ⁽²⁾	Output Enable High to Output Hi-Z		13	ns
t _{AXQX}	Address Transition to Output Transition	5	0	ns

Note: 1. Valid for Ambient Operating Temperature: $T_A = 0$ to 70°C or -40 to 85°C ; $V_{CC} = 3.0$ to 3.6V (except where noted).

2. $C_L = 5\text{pF}$ (see Figure 9., page 10).

WRITE Mode

The M48Z32V is in the WRITE Mode whenever $\overline{W}$ and $\overline{E}$ are low. The start of a WRITE is referenced from the latter occurring falling edge of $\overline{W}$ or $\overline{E}$. A WRITE is terminated by the earlier rising edge of $\overline{W}$ or $\overline{E}$. The addresses must be held valid throughout the cycle. $\overline{E}$ or $\overline{W}$ must return high for a minimum of t_{EHAX} from Chip Enable or t_{WHAX} from WRITE Enable prior to the initiation of another

READ or WRITE cycle. Data-in must be valid t_{D-VWH} prior to the end of WRITE and remain valid for t_{WHDX} afterward. $\overline{G}$ should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on $\overline{E}$ and $\overline{G}$, a low on $\overline{W}$ will disable the outputs t_{WLQZ} after $\overline{W}$ falls.



Figure 6. WRITE Enable Controlled, WRITE Mode AC Waveforms**Figure 7. Chip Enable Controlled, WRITE Mode AC Waveforms**

Table 4. WRITE Mode AC Characteristics

Symbol	Parameter ⁽¹⁾	M48Z32V		Unit
		–35		
		Min	Max	
t _{AVAV}	WRITE Cycle Time	35		ns
t _{AVWL}	Address Valid to WRITE Enable Low	0		ns
t _{AVEL}	Address Valid to Chip Enable Low	0		ns
t _{WLWH}	WRITE Enable Pulse Width	25		ns
t _{LEH}	Chip Enable Low to Chip Enable High	25		ns
t _{WHAX}	WRITE Enable High to Address Transition	0		ns
t _{EHAX}	Chip Enable High to Address Transition	0		ns
t _{DVWH}	Input Valid to WRITE Enable High	12		ns
t _{DVEH}	Input Valid to Chip Enable High	12		ns
t _{WHDX}	WRITE Enable High to Input Transition	0		ns
t _{EHDX}	Chip Enable High to Input Transition	0		ns
t _{WLQZ} ^(2,3)	WRITE Enable Low to Output Hi-Z		13	ns
t _{AVWH}	Address Valid to WRITE Enable High	25		ns
t _{AVEH}	Address Valid to Chip Enable High	25		ns
t _{WHQX} ^(2,3)	WRITE Enable High to Output Transition	5		ns

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C or –40 to 85°C; V_{CC} = 3.0 to 3.6V (except where noted).

2. C_L = 5pF (see Figure 9., page 10).

3. If E goes low simultaneously with W going low, the outputs remain in the high impedance state.

Data Retention Mode

With valid V_{CC} applied, the M48Z32V operates as a conventional BYTEWIDE™ static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V_{CC} falls within the $V_{PFD}(\max)$, $V_{PFD}(\min)$ window. All outputs become high impedance, and all inputs are treated as “Don’t care.”

Note: A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below $V_{PFD}(\min)$, the user can be assured the memory will be in a write protected state, provided the V_{CC} fall time is not less than t_F . The M48Z32V may respond to transient noise spikes on V_{CC} that reach into the deselect window during the time the device is sampling V_{CC} . Therefore, decoupling of the power supply lines is recommended.

When V_{CC} drops below V_{SO} , the control circuit switches power to the external battery which preserves data.

As system power returns and V_{CC} rises above V_{SO} , the battery is disconnected, and the power supply is switched to external V_{CC} . Write protection continues until V_{CC} reaches $V_{PFD}(\min)$ plus $t_{REC}(\min)$. Normal RAM operation can resume t_{REC} after V_{CC} exceeds $V_{PFD}(\max)$.


For more information on Battery Storage Life refer to the Application Note AN1012.

V_{CC} Noise And Negative Going Transients

I_{CC} transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V_{CC} bus. These transients can be reduced if capacitors are used to store energy which stabilizes the V_{CC} bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of $0.1\mu F$ (see Figure 8) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V_{CC} that drive it to values below V_{SS} by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, ST recommends connecting a schottky diode from V_{CC} to V_{SS} (cathode connected to V_{CC} , anode to V_{SS}). (Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount).

Figure 8. Supply Voltage Protection



MAXIMUM RATING

Stressing the device above the rating listed in the “Absolute Maximum Ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 5. Absolute Maximum Ratings

Symbol	Parameter		Value	Unit
T _A	Ambient Operating Temperature	Grade 1	0 to 70	°C
		Grade 6	–40 to 85	°C
T _{STG}	Storage Temperature (V _{CC} Off, Oscillator Off)	SOIC	–55 to 125	°C
T _{SLD} ^(1,2)	Lead Solder Temperature for 10 seconds		260	°C
V _{IO}	Input or Output Voltages		–0.3 to V _{CC} + 0.3	V
V _{CC}	Supply Voltage		–0.3 to 4.6	V
I _O	Output Current		20	mA
P _D	Power Dissipation		1	W

Note: 1. For standard (SnPb) lead finish: Reflow at peak temperature of 225°C (total thermal budget not to exceed 180°C for between 90 to 150 seconds).

2. For Lead-free (Pb-free) lead finish: Reflow at peak temperature of 260°C (total thermal budget not to exceed 245°C for greater than 30 seconds).

CAUTION: Negative undershoots below –0.3V are not allowed on any pin while in the Battery Back-up mode.

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-

ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 6. Operating and AC Measurement Conditions

Parameter ⁽¹⁾		M48Z32V	Unit
Supply Voltage (V_{CC})		3.0 to 3.6	V
Ambient Operating Temperature (T_A)	Grade 1	0 to 70	°C
	Grade 6	−40 to 85	°C
Load Capacitance (C_L)		50	pF
Input Rise and Fall Times		≤ 5	ns
Input Pulse Voltages		0 to 3	V
Input and Output Timing Ref. Voltages		1.5	V

Note: 1. Output Hi-Z is defined as the point where data is no longer driven.

Figure 9. AC Measurement Load Circuit




Table 7. Capacitance

Symbol	Parameter ^(1,2)	Min	Max	Unit
C_{IN}	Input Capacitance		10	pF
$C_{IO}^{(3)}$	Input / Output Capacitance		10	pF

Note: 1. Effective capacitance measured with power supply at 3.3V; sampled only, not 100% tested.

2. At 25°C, $f = 1\text{MHz}$.

3. Outputs deselected.

Table 8. DC Characteristics

Sym	Parameter	Test Condition ⁽¹⁾	Min	Typ	Max	Unit
I_{LI}	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$			± 1	μA
$I_{LO}^{(2)}$	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$			± 1	μA
I_{BAT}	Battery Current	$T_A = 40^\circ C$; $V_{CC} = 0V$ $V_{BAT} = 3V$		0.2	1.2	μA
I_{CC1}	Supply Current	$I_O = 0mA$; Cycle Time = Min $\bar{E} = 0.2V$, other input = $V_{CC} - 2V$ or $0.2V$			45	mA
I_{CC2}	Supply Current (TTL Standby)	$\bar{E} = V_{IH}$			800	μA
I_{CC3}	Supply Current (CMOS Standby)	$\bar{E} = V_{CC} - 0.2V$			500	μA
$V_{IL}^{(3)}$	Input Low Voltage		-0.3		0.8	V
V_{IH}	Input High Voltage		2.2		$V_{CC} + 0.3$	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1mA$			0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -1mA$	$0.8V_{CC}$			V

Note: 1. Valid for Ambient Operating Temperature: $T_A = 0$ to $70^\circ C$ or -40 to $85^\circ C$; $V_{CC} = 3.0$ to $3.6V$ (except where noted).

2. Outputs deselected.

3. Negative spikes of $-1V$ allowed for up to $10ns$ once per cycle.

Figure 10. Power Down/Up Mode AC Waveforms




Table 9. Power Down/Up AC Characteristics

Symbol	Parameter ⁽¹⁾	Min	Max	Unit
t _{PD}	$\overline{E}$ or $\overline{W}$ at V _{IH} before Power Down	0		μs
t _F ⁽²⁾	V _{PFD} (max) to V _{PFD} (min) V _{CC} Fall Time	300		μs
t _{FB} ⁽³⁾	V _{PFD} (min) to V _{SS} V _{CC} Fall Time	10		μs
t _R	V _{PFD} (min) to V _{PFD} (max) V _{CC} Rise Time	10		μs
t _{RB}	V _{SS} to V _{PFD} (min) V _{CC} Rise Time	1		μs
t _{REC} ⁽⁴⁾	V _{PFD} (max) to Inputs Recognized	40	200	ms

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C or -40 to 85°C; V_{CC} = 3.0 to 3.6V (except where noted).
 2. V_{PFD} (max) to V_{PFD} (min) fall time of less than t_F may result in deselection/write protection not occurring until 200μs after V_{CC} passes V_{PFD} (min).
 3. V_{PFD} (min) to V_{SS} fall time of less than t_{FB} may cause corruption of RAM data.
 4. t_{REC} (min) = 20ms for industrial temperature Grade (6) device.


Table 10. Power Down/Up Trip Points DC Characteristics

Symbol	Parameter ^(1,2)	Min	Typ	Max	Unit
V _{PFD}	Power-fail Deselect Voltage	2.7	2.85	3.0	V
V _{SO}	Battery Back-up Switchover Voltage		V _{PFD} - 100mV		V

Note: 1. All voltages referenced to V_{SS}.
 2. Valid for Ambient Operating Temperature: T_A = 0 to 70°C or -40 to 85°C; V_{CC} = 3.0 to 3.6V (except where noted).

PACKAGE MECHANICAL INFORMATION

Figure 11. SOH44 – 44-lead Plastic, Hatless, Small Package Outline



Note: Drawing is not to scale.

Table 11. SOH44 – 44-lead Plastic, Hatless, Small Package Mechanical Data

Symbol	mm			inch		
	Typ	Min	Max	Typ	Min	Max
A			3.05			0.120
A1		0.05	0.36		0.002	0.014
A2		2.34	2.69		0.092	0.106
B		0.36	0.46		0.014	0.018
C		0.15	0.32		0.006	0.012
D		17.71	18.49		0.697	0.728
E		8.23	8.89		0.324	0.350
e	0.81	–	–	0.032	–	–
H		11.51	12.70		0.453	0.500
L		0.41	1.27		0.016	0.050
α		0°	8°		0°	8°
N	44			44		
CP			0.10			0.004

PART NUMBERING

Table 12. Ordering Information Scheme

Example:	M48Z	32V	–35	MT	1	F
Device Type	M48Z					
Supply Voltage and Write Protect Voltage		32V = V _{CC} = 3.0 to 3.6V; V _{PFD} = 2.7 to 3.0V				
Speed			–35 = 35ns			
Package				MT = 44-lead, Hatless SOIC		
Temperature Range					1 = 0 to 70°C 6 = –40 to 85°C	
Shipping Method						blank = Tubes (Not for New Design - Use E) E = Lead-free Package (ECO [®] PACK [®]), Tubes F = Lead-free Package (ECO [®] PACK [®]), Tape & Reel TR = Tape & Reel (Not for New Design - Use F)

For other options, or for more information on any aspect of this device, please contact the ST Sales Office nearest you.

REVISION HISTORY

Table 13. Revision History

Date	Rev. #	Revision Details
October 2002	1.0	First Issue
07-Nov-02	1.1	Update Absolute Maximum Ratings, DC Characteristics (Table 5, 8)
22-Mar-04	2.0	Reformatted; updated Lead-free information (Table 5, 12)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners.

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany -
Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore -
Spain - Sweden - Switzerland - United Kingdom - United States
www.st.com