

CY7C1480BV25 CY7C1482BV25, CY7C1486BV25

## 72-Mbit (2 M × 36/4 M × 18/1 M × 72) Pipelined Sync SRAM

#### Features

- Supports bus operation up to 250 MHz
- Available speed grades are 250, 200, and 167 MHz
- Registered inputs and outputs for pipelined operation
- 2.5-V core power supply
- 2.5-V I/O operation
- Fast clock-to-output time
   3.0 ns (for 250 MHz device)
- Provide high performance 3-1-1-1 access rate
- User selectable burst counter supporting Intel<sup>®</sup> Pentium<sup>®</sup> interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self timed writes
- Asynchronous output enable
- Single cycle chip deselect
- CY7C1480BV25, CY7C1482BV25 available in JEDEC-standard Pb-free 100-pin thin quad flat pack (TQFP), Pb-free and non Pb-free 165-ball fine-pitch ball grid array (FBGA) package. CY7C1486BV25 available in Pb-free and non-Pb-free 209-ball FBGA package
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- "ZZ" sleep mode option

### **Selection Guide**

### Functional Description

The CY7C1480BV25/CY7C1482BV25/CY7C1486BV25<sup>[1]</sup> SRAM integrates 2 M × 36/4 M × 18/1 M × 72 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include <u>all</u> addresses, all data inputs, address-pipelining <u>Chip</u> Enable ( $\overline{CE}_1$ ), depth-expansion <u>Chip</u> Enables ( $\overline{CE}_2$  and  $\overline{CE}_3$ ), <u>Burst</u> Control inputs (ADSC, ADSP, <u>and</u> ADV), Write Enables ( $\overline{BW}_X$ , and  $\overline{BWE}$ ), and Global <u>Write</u> ( $\overline{GW}$ ). Asynchronous inputs include the Output Enable ( $\overline{OE}$ ) and the ZZ pin.

Addresses and chip enables are registered <u>at rising</u> edge of clock when either <u>Address</u> Strobe Processor (ADSP) or Address Strobe Controller (ADSC) is active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self timed Write cycle. This part supports Byte Write operations (see Pin Definitions on page 8 and Truth Table on page 11 for further details). Write cycles can be one to two or four bytes wide, as controlled by the byte write control inputs. When it is active LOW, GW writes all bytes.

Description	250 MHz	200 MHz	167 MHz	Unit
Maximum access time	3.0	3.0	3.4	ns
Maximum operating current	450	450	400	mA
Maximum complementary metal oxide semiconductor (CMOS) standby current	120	120	120	mA

#### Note


1. For best practices recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.

San Jose, CA 95134-1709


• 408-943-2600 Revised May 4, 2011



Logic Block Diagram – CY7C1480BV25 (2 M × 36)




Logic Block Diagram – CY7C1482BV25 (4 M × 18)





### Logic Block Diagram – CY7C1486BV25 (1 M × 72)





### Contents


Pin Configurations	5
Pin Definitions	8
Functional Overview	
Single Read Accesses	9
Single Write Accesses Initiated by ADSP	9
Single Write Accesses Initiated by ADSC	
Burst Sequences	10
Sleep Mode	10
Interleaved Burst Address Table	
(MODE = Floating or V <sub>DD</sub> )	10
Linear Burst Address Table	
(MODE = GND)	
ZZ Mode Electrical Characteristics	
Truth Table	
Truth Table for Read/Write	
Truth Table for Read/Write	12
Truth Table for Read/Write	-
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Disabling the JTAG Feature	
TAP Controller State Diagram	
Test Access Port (TAP)	
TAP Controller Block Diagram	
PERFORMING A TAP RESET	14
TAP REGISTERS	
TAP Instruction Set	
TAP AC Switching Characteristics	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	17

TAP DC Electrical Characteristics and	
Operating Conditions	17
Identification Register Definitions	17
Scan Register Sizes	
Identification Codes	18
Boundary Scan Exit Order (2 M × 36)	19
Boundary Scan Exit Order (4 M × 18)	19
Boundary Scan Exit Order (1 M × 72)	20
Maximum Ratings	21
Operating Range	21
Electrical Characteristics	21
Capacitance	
Thermal Resistance	
Switching Characteristics	23
Switching Waveforms	24
Ordering Information	28
Ordering Code Definitions	28
Package Diagrams	29
Acronyms	32
Document Conventions	
Units of Measure	
Document History Page	33
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	34
Products	34
PSoC Solutions	34



### **Pin Configurations**

Figure 1. 100-pin TQFP Pinout





### Pin Configurations (continued)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	А	CE <sub>1</sub>	BW <sub>C</sub>	BWB	$\overline{CE}_3$	BWE	ADSC	ADV	А	NC
В	NC/144M	А	CE2	BWD	BWA	CLK	GW	OE	ADSP	А	NC/576M
С	DQP <sub>C</sub>	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC/1G	DQPB
D	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>B</sub>	DQ <sub>B</sub>
Е	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
F	DQ <sub>C</sub>	$DQ_C$	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQB	DQ <sub>B</sub>
G	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQB	DQ <sub>B</sub>
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	NC	NC	ZZ
J	DQD	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	DQ <sub>A</sub>
ĸ	DQD	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>A</sub>	DQ <sub>A</sub>
L	DQ <sub>D</sub>	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	DQ <sub>A</sub>
М	DQD	$DQ_D$	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	DQ <sub>A</sub>
Ν	DQPD	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	NC	А	NC	V <sub>SS</sub>	$V_{DDQ}$	NC	DQPA
Р	NC	А	Α	А	TDI	A1	TDO	A	А	А	А
R	MODE	А	А	А	TMS	A0	TCK	А	А	А	А

### 165-ball FBGA (15 × 17 × 1.4 mm) Pinout CY7C1480BV25 (2 M × 36)

#### CY7C1482BV25 (4 M × 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	А	CE <sub>1</sub>	BWB	NC	$\overline{CE}_3$	BWE	ADSC	ADV	А	А
В	NC/144M	А	CE2	NC	BWA	CLK	GW	OE	ADSP	А	NC/576M
С	NC	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC/1G	DQP <sub>A</sub>
D	NC	$DQ_B$	V <sub>DDQ</sub>	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ <sub>A</sub>
Е	NC	DQ <sub>B</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ <sub>A</sub>
F	NC	DQB	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ <sub>A</sub>
G	NC	DQ <sub>B</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ <sub>A</sub>
Н	NC	NC	NC	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	DQB	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	NC
κ	DQB	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>A</sub>	NC
L	DQB	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	NC
М	DQB	NC	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	NC
Ν	DQPB	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	NC	А	NC	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC
Р	NC	А	Α	А	TDI	A1	TDO	Α	A	А	А
R	MODE	А	А	А	TMS	A0	TCK	А	А	А	А



### Pin Configurations (continued)

### 209-ball FBGA (14 × 22 × 1.76 mm) Pinout

	1	2	3	4	5	6	7	8	9	10	11
Α	$DQ_{G}$	$DQ_G$	А	CE <sub>2</sub>	ADSP	ADSC	ADV	$\overline{CE}_3$	А	DQ <sub>B</sub>	DQ <sub>B</sub>
В	$DQ_{G}$	$DQ_{G}$	BWS <sub>C</sub>	BWS <sub>G</sub>	NC/288M	BWE	А	$\overline{\text{BWS}}_{\text{B}}$	$\overline{BWS}_{F}$	$DQ_B$	DQ <sub>B</sub>
С	$DQ_{G}$	$DQ_G$	$\overline{\text{BWS}}_{\text{H}}$	BWSD	NC/144M	CE <sub>1</sub>	NC/576M	$\overline{\text{BWS}}_{\text{E}}$	BWSA	$DQ_B$	DQ <sub>B</sub>
D	$DQ_{G}$	$DQ_G$	$V_{SS}$	NC	NC/1G	OE	GW	NC	V <sub>SS</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
E	DQP <sub>G</sub>	$DQP_C$	V <sub>DDQ</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	$V_{DDQ}$	V <sub>DDQ</sub>	DQP <sub>F</sub>	DQPB
F	DQ <sub>C</sub>	$DQ_C$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	NC	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	DQ <sub>F</sub>	DQ <sub>F</sub>
G	DQ <sub>C</sub>	$DQ_C$	$V_{DDQ}$	$V_{DDQ}$	V <sub>DD</sub>	NC	V <sub>DD</sub>	$V_{DDQ}$	V <sub>DDQ</sub>	DQ <sub>F</sub>	DQ <sub>F</sub>
н	DQ <sub>C</sub>	$DQ_C$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	NC	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	$DQ_F$	DQ <sub>F</sub>
J	DQ <sub>C</sub>	$DQ_C$	$V_{DDQ}$	$V_{DDQ}$	V <sub>DD</sub>	NC	V <sub>DD</sub>	$V_{DDQ}$	$V_{DDQ}$	DQ <sub>F</sub>	DQ <sub>F</sub>
К	NC	NC	CLK	NC	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	NC	NC	NC	NC
L	DQ <sub>H</sub>	DQ <sub>H</sub>	$V_{DDQ}$	$V_{DDQ}$	V <sub>DD</sub>	NC	V <sub>DD</sub>	$V_{DDQ}$	V <sub>DDQ</sub>	DQ <sub>A</sub>	DQA
М	DQ <sub>H</sub>	$DQ_H$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	NC	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	DQ <sub>A</sub>	DQ <sub>A</sub>
N	DQ <sub>H</sub>	$DQ_H$	$V_{DDQ}$	$V_{DDQ}$	V <sub>DD</sub>	NC	V <sub>DD</sub>	$V_{\text{DDQ}}$	$V_{DDQ}$	DQ <sub>A</sub>	DQ <sub>A</sub>
Р	DQ <sub>H</sub>	DQ <sub>H</sub>	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	ZZ	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	DQ <sub>A</sub>	DQ <sub>A</sub>
R	$DQP_D$	DQP <sub>H</sub>	$V_{DDQ}$	$V_{DDQ}$	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	$V_{DDQ}$	$V_{DDQ}$	DQPA	DQP <sub>E</sub>
Т	DQD	$DQ_D$	V <sub>SS</sub>	NC	NC	MODE	NC	NC	$V_{SS}$	DQ <sub>E</sub>	DQ <sub>E</sub>
U	DQD	$DQ_D$	А	А	А	А	А	А	А	DQ <sub>E</sub>	DQ <sub>E</sub>
V	$DQ_D$	$DQ_D$	А	А	А	A1	А	А	А	DQ <sub>E</sub>	DQ <sub>E</sub>
W	DQD	$DQ_D$	TMS	TDI	А	A0	A	TDO	тск	$DQ_E$	DQ <sub>E</sub>

#### CY7C1486BV25 (1 M × 72)



### **Pin Definitions**

Pin Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	Address Inp <u>uts Used to Select One of the Address Locations</u> . Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $CE_1$ , $CE_2$ , and $CE_3$ are sampled active. A1: A0 are fed to the two-bit counter.
$\frac{\overline{BW}_{A}}{\overline{BW}_{D}}, \frac{\overline{BW}_{B}}{\overline{BW}_{C}}, \frac{\overline{BW}_{C}}{\overline{BW}_{D}}, \frac{\overline{BW}_{E}}{\overline{BW}_{F}}, \overline{BW}_{F}, \overline{BW}_{H}$	Input- Synchronous	Byte Write Select (BWS) Inputs, Active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	<b>Global Write Enable Input, Active LOW</b> . When asserted LOW on the rising edge of <u>CLK</u> , a global write is conducted (ALL bytes are written, regardless of the values on BW <sub>X</sub> and BWE).
BWE	Input- Synchronous	Byte Write Enable (BWE) Input, Active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- Clock	<b>Clock Input</b> . Captures all synchronous inputs to the device. Also increments the burst counter when ADV is asserted LOW during a burst operation.
CE <sub>1</sub>	Input- Synchronous	<b>Chip Enable <u>1</u> Input, Active LOW</b> . Sampled on the <u>rising</u> edge of CLK. <u>Used in conjunction</u> with CE <sub>2</sub> and CE <sub>3</sub> to select or deselect the device. ADSP is ignored if CE <sub>1</sub> is HIGH. CE <sub>1</sub> is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- Synchronous	<b>Chip</b> Enable <u>2</u> Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_3$ to select or deselect the device. $CE_2$ is sampled only when a new external address is loaded.
CE <sub>3</sub>	Input- Synchronous	<b>Chip Enable 3 Input, Active LOW</b> . Sampled on th <u>e rising edge of CLK</u> . Used in conjunction with $CE_1$ and $CE_2$ to select or deselect the device. $CE_3$ is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	<b>Output Enable, Asynchronous Input, Active LOW</b> . Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input Signal, Sampled on the Rising Edge of CLK, Active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are <u>captured</u> in the address registers. A1: <u>A0 are</u> also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $CE_1$ is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are <u>captured</u> in the address registers. A1: <u>A0 are</u> also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	<b>ZZ "Sleep" Input, Active HIGH</b> . When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin must be LOW or left floating. ZZ pin has an internal pull down.
DQs, DQPs	I/O- Synchronous	<b>Bidirectional Data I/O Lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP <sub>X</sub> are placed in a tristate condition.
V <sub>DD</sub>	Power Supply	Power Supply Inputs to the Core of the Device.
V <sub>SS</sub>	Ground	Ground for the Core of the Device.
V <sub>SSQ</sub> <sup>[2]</sup>	I/O Ground	Ground for the I/O Circuitry.
V <sub>DDQ</sub>	I/O Power Supply	Power Supply for the I/O Circuitry.

Note 2. Applicable for TQFP package. For BGA package  $V_{SS}$  serves as ground for the core and the I/O circuitry.



#### Pin Definitions (continued)

Pin Name	I/O	Description
MODE	Input Static	<b>Selects Burst Order</b> . When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull up.
TDO	JTAG Serial Output Synchronous	Serial Data Out to the JTAG Circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not used, this pin must be disconnected. This pin is not available on TQFP packages.
TDI	JTAG Serial Input Synchronous	Serial Data In to the JTAG Circuit. Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to $V_{DD}$ . This pin is not available on TQFP packages.
TMS	JTAG Serial Input Synchronous	Serial Data In to the JTAG Circuit. Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
ТСК	JTAG Clock	<b>Clock Input to the JTAG Circuitry</b> . If the JTAG feature is not used, this pin must be connected to V <sub>SS</sub> . This pin is not available on TQFP packages.
NC	-	<b>No Connects</b> . Not internally connected to the die. 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.

#### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{CO}$ ) is 3.0 ns (250 MHz device).

The CY7C1480BV25/CY7C1482BV25/CY7C1486BV25 supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486<sup>™</sup> processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable  $(\overline{BWE})$  and Byte Write Select  $(\overline{BW}_X)$  inputs. A Global Write Enable  $(\overline{GW})$  overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) provide easy bank selection and output tristate control. ADSP is ignored if  $CE_1$  is HIGH.

#### Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2)  $CE_1$ ,  $CE_2$ ,  $CE_3$  are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if  $CE_1$  is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the Address Register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within 3.0 ns (250-MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state; its outputs are always tristated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported. After the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output tristates immediately.

#### Single Write Accesses Initiated by ADSP

This access is initiated wh<u>en both</u> of the following condition<u>s</u> are satisfied at clock rise: (1) ADSP is asserted LOW, and (2)  $CE_1$ ,  $CE_2$ ,  $CE_3$  are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The write signals (GW, BWE, and  $BW_X$ ) and ADV inputs are ignored during this first cycle.

 $\overline{\text{ADSP}}$ -triggered write accesses require two clock cycles to complete. If  $\overline{\text{GW}}$  is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory array. If  $\overline{\text{GW}}$  is HIGH, then the  $\overline{\text{BWE}}$  and  $\overline{\text{BW}}_X$  signals control the write operation.

The CY7C1480BV25/CY7C1482BV25/CY7C1486BV25 provides Byte Write capability that is described in the Truth Table for Read/Write on page 12. Asserting the Byte Write Enable input  $(\overline{\text{BWE}})$  with the selected Byte Write  $(\overline{\text{BW}}_X)$  input, selectively writes to only the desired bytes. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism is provided to simplify the write operations.

Because CY7C1480BV25/CY7C1482BV25/CY7<u>C1486BV25</u> is a common I/O device, the Output Enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the DQs inputs. Doing so tristates the output drivers. As a safety precaution, DQs are automatically tristated whenever a write cycle is detected, regardless of the state of  $\overline{OE}$ .



#### Single Write Accesses Initiated by ADSC

ADSC write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3)  $CE_1$ ,  $CE_2$ ,  $CE_3$  are all asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and BW<sub>X</sub>) are asserted active to conduct a write to the desired byte(s). ADSC-triggered write accesses need a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because CY7C1480BV25/CY7C1482BV25/CY7C1486BV25 is a common I/O device, the Output Enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the DQs inputs. Doing so tristates the output drivers. As a safety precaution, DQs are automatically tristated whenever a write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### **Burst Sequences**

The CY7C1480BV25/CY7C1482BV25/CY7C1486BV25 provides a two-bit wraparound counter, fed by A1: A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting  $\overline{\text{ADV}}$  LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

#### **ZZ Mode Electrical Characteristics**

#### **Sleep Mode**

The ZZ input pin is asynchronous. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The <u>device must be deselected prior to entering the "sleep" mode. CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub>, ADSP, and ADSC must remain inactive for the duration of t<sub>ZZREC</sub> after the ZZ input returns LOW.</u>

#### Interleaved Burst Address Table (MODE = Floating or V<sub>DD</sub>)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

# Linear Burst Address Table (MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 V$	-	120	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 V$	-	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2 V	2t <sub>CYC</sub>	-	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ inactive to exit sleep current	This parameter is sampled	0	-	ns



### **Truth Table**

The truth table for CY7C1480BV25, CY7C1482BV25, and CY7C1486BV25 follows.<sup>[3, 4, 5, 6, 7]</sup>

Operation	Add. Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselect cycle, power down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L-H	Tristate
Deselect cycle, power down	None	L	L	Х	L	L	Х	Х	Х	Х	L-H	Tristate
Deselect cycle, power down	None	L	Х	Н	L	L	Х	Х	Х	Х	L-H	Tristate
Deselect cycle, power down	None	L	L	Х	L	Н	L	Х	Х	Х	L-H	Tristate
Deselect cycle, power down	None	L	Х	Н	L	Н	L	Х	Х	Х	L-H	Tristate
Sleep mode, power down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tristate
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	L	L-H	Q
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	Н	L-H	Tristate
Write cycle, begin burst	External	L	Н	L	L	Н	L	Х	L	Х	L-H	D
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	L	L-H	Q
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	Н	L-H	Tristate
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L-H	Tristate
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L-H	Q
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	Tristate
Write cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D
Write cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	Tristate
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	Tristate
Write cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L-H	D
Write cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

Notes

- Notes
  X = Do Not Care, H = Logic HIGH, L = Logic LOW.
  WRITE = L when any one or more Byte Write Enable signals and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals, BWE, GW = H.
  The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
  <u>The SRAM</u> always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>X</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH before the start of the write cycle to enable the outputs to tristate. OE is a do not care for the remainder of the write cycle
  OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tristate when OE is inactive or when the device is deselected, and all data bits behave as outputs when OE is active (LOW).



### **Truth Table for Read/Write**

The read-write truth table for the CY7C1480BV25 follows.<sup>[8]</sup>

Function (CY7C1480BV25)	GW	BWE	BWD	BW <sub>C</sub>	BWB	BWA
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write byte A – $(DQ_A \text{ and } DQP_A)$	Н	L	Н	Н	Н	L
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write bytes B, A	Н	L	Н	Н	L	L
Write byte C – $(DQ_C \text{ and } DQP_C)$	Н	L	Н	L	Н	Н
Write bytes C, A	Н	L	Н	L	Н	L
Write bytes C, B	Н	L	Н	L	L	Н
Write bytes C, B, A	Н	L	Н	L	L	L
Write byte D – $(DQ_D \text{ and } DQP_D)$	Н	L	L	Н	Н	Н
Write bytes D, A	Н	L	L	Н	Н	L
Write bytes D, B	Н	L	L	Н	L	Н
Write bytes D, B, A	Н	L	L	Н	L	L
Write bytes D, C	Н	L	L	L	Н	Н
Write bytes D, C, A	Н	L	L	L	Н	L
Write bytes D, C, B	Н	L	L	L	L	Н
Write all bytes	Н	L	L	L	L	L
Write all bytes	L	Х	Х	Х	Х	Х

### Truth Table for Read/Write

The read-write truth table for the CY7C1482BV25 follows.<sup>[8]</sup>

Function (CY7C1482BV25)	GW	BWE	BWB	BW <sub>A</sub>
Read	Н	Н	Х	Х
Read	Н	L	Н	Н
Write byte A – $(DQ_A and DQP_A)$	Н	L	Н	L
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	L	Н
Write bytes B, A	Н	L	L	L
Write all bytes	Н	L	L	L
Write all bytes	L	Х	Х	Х



### **Truth Table for Read/Write**

The read-write truth table for the CY7C1486BV25 follows.<sup>[9]</sup>

Function (CY7C1486BV25)	GW	BWE	BWX
Read	Н	Н	Х
Read	Н	L	All BW = H
Write byte x – (DQx and DQPx)	Н	L	L
Write all bytes	Н	L	All BW = L
Write all bytes	L	Х	Х



#### IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1480BV25/CY7C1482BV25/CY7C1486BV25 incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 2.5 V I/O logic levels.

The CY7C1480BV25/CY7C1482BV25/CY7C1486BV25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

TAP Controller State Diagram

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, tie TCK LOW ( $V_{SS}$ ) to prevent device clocking. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to  $V_{DD}$  through a pull up resistor. TDO must be left unconnected. At power up, the device comes up in a reset state, which does not interfere with the operation of the device.



The 0/1 next to each state represents the value of TMS at the

#### Test Access Port (TAP)

#### Test Clock (TCK)

rising edge of TCK.

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input gives commands to the TAP controller and is sampled on the rising edge of TCK. You can leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


#### Test Data-In (TDI)

The TDI ball serially inputs information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See TAP Controller Block Diagram.)

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. Whether the output is active depends on the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See TAP Controller State Diagram.)

#### TAP Controller Block Diagram



#### Performing a TAP Reset

Perform a RESET by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a High Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.



#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 14. At power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This shifts data through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The × 36 configuration has a 73-bit-long register, and the × 18 configuration has a 54-bit-long register.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller moves to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 17.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Identification Codes on page 18. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.

#### EXTEST

EXTEST is a mandatory 1149.1 instruction that is executed whenever the instruction register is loaded with all zeros. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-zero instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High Z state.

#### IDCODE

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO balls and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is in a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

Be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output may undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that may be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time ( $t_{CS}$  plus  $t_{CH}$ ).

The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a



SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.


Note that because the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction has the same effect as the Pause-DR command.

#### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



#### Figure 2. TAP Timing

### **TAP AC Switching Characteristics**

Over the Operating Range<sup>[10, 11]</sup>

Parameter	Description	Min	Max	Unit
Clock				
t <sub>TCYC</sub>	TCK clock cycle time	50	-	ns
t <sub>TF</sub>	TCK clock frequency	-	20	MHz
t <sub>TH</sub>	TCK clock HIGH time	20	-	ns
t <sub>TL</sub>	TCK clock LOW time	20	-	ns
Output Time	) 95	•	•	
t <sub>TDOV</sub>	TCK clock LOW to TDO valid	-	10	ns
t <sub>TDOX</sub>	TCK clock LOW to TDO invalid	0	-	ns
Setup Times	5			
t <sub>TMSS</sub>	TMS setup to TCK clock rise	5	-	ns
t <sub>TDIS</sub>	TDI setup to TCK clock rise	5	-	ns
t <sub>CS</sub>	Capture setup to TCK rise	5	-	ns
Hold Times	•	•	•	
t <sub>TMSH</sub>	TMS hold after TCK clock rise	5	-	ns
t <sub>TDIH</sub>	TDI hold after clock rise	5	-	ns
t <sub>CH</sub>	Capture hold after clock rise	5	-	ns

Notes

10.  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register.

11. Test conditions are specified using the load in TAP AC Test Conditions.  $t_R/t_F = 1$  ns.



### 2.5 V TAP AC Test Conditions

Input pulse levelsV	<sub>SS</sub> to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

# TDO $Z_0 = 50\Omega$ $Z_0 = 50\Omega$ $Z_0 = 50\Omega$ $Z_0 = 50\Omega$

2.5 V TAP AC Output Load Equivalent

### **TAP DC Electrical Characteristics and Operating Conditions**

$(0 \degree C < T_A < +70 \degree C; V_{DD} = 2.5 V \pm 0.125 V unless otherwise noted)^{[12]}$
---

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH voltage	I <sub>OH</sub> = –1.0 mA, V <sub>DDQ</sub> = 2.5 V	1.7	-	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = –100 μA, V <sub>DDQ</sub> = 2.5 V	2.1	-	V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 1.0 mA, V <sub>DDQ</sub> = 2.5 V	-	0.4	V
V <sub>OL2</sub>	Output LOW voltage	I <sub>OL</sub> = 100 μA, V <sub>DDQ</sub> = 2.5 V	-	0.2	V
V <sub>IH</sub>	Input HIGH voltage	V <sub>DDQ</sub> = 2.5 V	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	V <sub>DDQ</sub> = 2.5 V	-0.3	0.7	V
I <sub>X</sub>	Input load current	$GND \le V_I \le V_{DDQ}$	-5	5	μA

### **Identification Register Definitions**

Instruction Field	CY7C1480BV25 (2 M × 36)	CY7C1482BV25 (4 M × 18)	CY7C1486BV25 (1 M × 72)	Description
Revision number (31:29)	000	000	000	Describes the version number
Device depth (28:24)	01011	01011	01011	Reserved for internal use
Architecture/Memory Type(23:18)	000000	000000	000000	Defines memory type and architecture
Bus width/density(17:12)	100100	010100	110100	Defines width and density
Cypress JEDEC ID code (11:1)	00000110100	00000110100	00000110100	Enables unique identification of SRAM vendor
ID register presence indicator (0)	1	1	1	Indicates the presence of an ID register



### **Scan Register Sizes**

Register Name	Bit Size (× 36)	Bit Size (× 18)	Bit Size (× 72)
Instruction	3	3	3
Bypass	1	1	1
ID	32	32	32
Boundary scan order – 165-ball FBGA	73	54	-
Boundary scan order – 209-ball BGA	-	-	112

### **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures the I/O ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures the I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



### Boundary Scan Exit Order (2 M × 36)

Bit #	165-ball ID
1	C1
2	D1
3	E1
4	D2
5	E2
6	F1
7	G1
8	F2
9	G2
10	J1
11	K1
12	L1
13	J2
14	M1
15	N1
16	K2
17	L2
18	M2
19	R1
20	R2

Bit #	165-ball ID
21	R3
22	P2
23	R4
24	P6
25	R6
26	N6
27	P11
28	R8
29	P3
30	P4
31	P8
32	P9
33	P10
34	R9
35	R10
36	R11
37	N11
38	M11
39	L11
40	M10

Bit #	165-ball ID
41	L10
42	K11
43	J11
44	K10
45	J10
46	H11
47	G11
48	F11
49	E11
50	D10
51	D11
52	C11
53	G10
54	F10
55	E10
56	A10
57	B10
58	A9
59	B9
60	A8

Bit #	165-ball ID
61	B8
62	A7
63	B7
64	B6
65	A6
66	B5
67	A5
68	A4
69	B4
70	B3
71	A3
72	A2
73	B2

### Boundary Scan Exit Order (4 M × 18)

Bit #	165-ball ID
1	D2
2	E2
3	F2
4	G2
5	J1
6	K1
7	L1
8	M1
9	N1
10	R1
11	R2
12	R3
13	P2
14	R4
15	P6
16	R6
17	N6
18	P11

Bit #	165-ball ID
19	R8
20	P3
21	P4
22	P8
23	P9
24	P10
25	R9
26	R10
27	R11
28	M10
29	L10
30	K10
31	J10
32	H11
33	G11
34	F11
35	E11
36	D11

Bit #	165-ball ID
37	C11
38	A11
39	A10
40	B10
41	A9
42	B9
43	A8
44	B8
45	A7
46	B7
47	B6
48	A6
49	B5
50	A4
51	B3
52	A3
53	A2
54	B2



## CY7C1480BV25 CY7C1482BV25, CY7C1486BV25

### Boundary Scan Exit Order (1 M × 72)

Bit #	209-ball ID						
1	A1	29	T1	57	V10	85	C11
2	A2	30	T2	58	U11	86	C10
3	B1	31	U1	59	U10	87	B11
4	B2	32	U2	60	T11	88	B10
5	C1	33	V1	61	T10	89	A11
6	C2	34	V2	62	R11	90	A10
7	D1	35	W1	63	R10	91	A9
8	D2	36	W2	64	P11	92	U8
9	E1	37	Т6	65	P10	93	A7
10	E2	38	V3	66	N11	94	A5
11	F1	39	V4	67	N10	95	A6
12	F2	40	U4	68	M11	96	D6
13	G1	41	W5	69	M10	97	B6
14	G2	42	V6	70	L11	98	D7
15	H1	43	W6	71	L10	99	K3
16	H2	44	U3	72	P6	100	A8
17	J1	45	U9	73	J11	101	B4
18	J2	46	V5	74	J10	102	B3
19	L1	47	U5	75	H11	103	C3
20	L2	48	U6	76	H10	104	C4
21	M1	49	W7	77	G11	105	C8
22	M2	50	V7	78	G10	106	C9
23	N1	51	U7	79	F11	107	B9
24	N2	52	V8	80	F10	108	B8
25	P1	53	V9	81	E10	109	A4
26	P2	54	W11	82	E11	110	C6
27	R2	55	W10	83	D11	111	B7
28	R1	56	V11	84	D10	112	A3



### **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied
Supply voltage on $V_{\text{DD}}$ relative to GND–0.3 V to +3.6 V
Supply voltage on $V_{DDQ}$ relative to GND –0.3 V to +V_{DD}
DC voltage applied to outputs in tristate–0.5 V to $V_{DDQ}$ + 0.5 V
DC input voltage–0.5 V to V <sub>DD</sub> + 0.5 V
Current into outputs (LOW) 20 mA
Static discharge voltage > 2001 V (MIL-STD-883, Method 3015)
Latch up current > 200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0 °C to +70 °C	2.5 V – 5% / + 5%	
Industrial	–40 °C to +85 °C		to V <sub>DD</sub>

#### **Electrical Characteristics**

Over the Operating Range<sup>[13, 14]</sup>

Parameter	Description	Test Conditions			Max	Unit
V <sub>DD</sub>	Power supply voltage				2.625	V
V <sub>DDQ</sub>	I/O supply voltage	For 2.5 V I/O		2.375	V <sub>DD</sub>	V
V <sub>OH</sub>	Output HIGH voltage	For 2.5 V I/O, I <sub>OH</sub> = -1.0 mA		2.0	-	V
V <sub>OL</sub>	Output LOW voltage	For 2.5 V I/O, I <sub>OL</sub> = 1.0 mA		_	0.4	V
V <sub>IH</sub>	Input HIGH voltage <sup>[13]</sup>	For 2.5 V I/O		1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW voltage <sup>[13]</sup>	For 2.5 V I/O			0.7	V
Ι <sub>X</sub>	Input leakage current except ZZ and MODE				5	μA
	Input current of MODE				-	μA
					5	μA
	Input current of ZZ	Input = V <sub>SS</sub>		-5	-	μA
		Input = V <sub>DD</sub>		-	30	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ}$ , output disabled			5	μA
I <sub>DD</sub> <sup>[15]</sup>	V <sub>DD</sub> operating supply current		4.0-ns cycle, 250 MHz	-	450	mA
		$f = f_{MAX} = 1/t_{CYC}$	5.0-ns cycle, 200 MHz	-	450	mA
			6.0-ns cycle, 167 MHz	-	400	mA

#### Notes

#### **Neutron Soft Error Immunity**

1					
Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical single-bit upsets	25 °C	361	394	FIT/ Mb
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single event latch up	85 °C	0	0.1	FIT/ Dev
* No LMBU or SEL events occurred during testing; this column represents a statistical $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN 54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"					

<sup>13.</sup> Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5 V$  (pulse width less than  $t_{CYC}/2$ ). Undershoot:  $V_{IL}(AC) > -2 V$  (pulse width less than  $t_{CYC}/2$ ). 14. Power up: assumes a linear ramp from 0 V to  $V_{DD}$ (min.) within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .

<sup>15.</sup> The operation current is calculated with 50% read cycle and 50% write cycle.



### Electrical Characteristics (continued)

Over the Operating Range<sup>[13, 14]</sup>

Parameter	Description	Test Condition	ons	Min	Max	Unit
I <sub>SB1</sub>	Automatic CE	$V_{DD}$ = Max, Device Deselected,	4.0-ns cycle, 250 MHz	-	200	mA
	power down current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	5.0-ns cycle, 200 MHz	-	200	mA
	Inputs		6.0-ns cycle, 167 MHz	—	200	mA
I <sub>SB2</sub>	Automatic CE power down current—CMOS inputs	$      V_{DD} = Max, Device Deselected, \\       V_{IN} \leq 0.3 V \text{ or } V_{IN} \geq V_{DDQ} - 0.3 V, \\       f = 0 $	All speeds	-	120	mA
pow	Automatic CE power down current—CMOS inputs	$V_{DD}$ = Max, Device Deselected, or $V_{IN} \le 0.3$ V or $V_{IN} \ge V_{DDQ} - 0.3$ V, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>		-	200	mA
			5.0-ns cycle, 200 MHz	-	200	mA
	Inputs		6.0-ns cycle, 167 MHz	-	200	mA
I <sub>SB4</sub>	Automatic CE power down current—TTL inputs	$\label{eq:VDD} \begin{split} V_{DD} &= Max, \ Device \ Deselected, \\ V_{IN} \geq V_{IH} \ or \ V_{IN} \leq V_{IL}, \ f = 0 \end{split}$	All speeds	_	135	mA

#### Capacitance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	100-pin TQFP Package	165-ball FBGA Package	209-ball FBGA Package	Unit
C <sub>ADDRESS</sub>	Address input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	6	6	6	pF
C <sub>DATA</sub>	Data input capacitance	V <sub>DD</sub> = 2.5 V V <sub>DDQ</sub> = 2.5 V	5	5	5	pF
C <sub>CTRL</sub>	Control input capacitance		8	8	8	pF
C <sub>CLK</sub>	Clock input capacitance		6	6	6	pF
C <sub>IO</sub>	Input/output capacitance		5	5	5	pF


#### **Thermal Resistance**

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	100-pin TQFP Max	165-ball FBGA Max	209-ball FBGA Max	Unit
$\Theta_{JA}$	· · · · · · · · · · · · · · · · · · ·	Test conditions follow standard test methods and procedures	24.63	16.3	15.2	°C/W
Θ <sub>JC</sub>	Thermal resistance (Junction to case)	for measuring thermal impedance, per EIA/JESD51.	2.28	2.1	1.7	°C/W

Figure 3. AC Test Loads and Waveforms

#### 2.5 V I/O Test Load





### **Switching Characteristics**

Over the Operating Range [16, 17]

Doromotor	Description	250	250 MHz		200 MHz		167 MHz	
Parameter	Description		Max	Min	Max	Min	Мах	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first access <sup>[18]</sup>	1	-	1	-	1	-	ms
Clock	·			•	•		•	
t <sub>CYC</sub>	Clock cycle time	4.0	-	5.0	-	6.0	-	ns
t <sub>CH</sub>	Clock HIGH	2.0	-	2.0	-	2.4	-	ns
t <sub>CL</sub>	Clock LOW	2.0	-	2.0	-	2.4	-	ns
Output Times						-		
t <sub>CO</sub>	Data output valid after CLK rise	-	3.0	-	3.0	-	3.4	ns
t <sub>DOH</sub>	Data output hold after CLK rise	1.3	-	1.3	-	1.5	-	ns
t <sub>CLZ</sub>	Clock to Low Z <sup>[19, 20, 21]</sup>	1.3	-	1.3	-	1.5	-	ns
t <sub>CHZ</sub>	Clock to High Z <sup>[19, 20, 21]</sup>	-	3.0	-	3.0	-	3.4	ns
t <sub>OEV</sub>	OE LOW to output valid	-	3.0	-	3.0	-	3.4	ns
t <sub>OELZ</sub>	OE LOW to output Low Z <sup>[19, 20, 21]</sup>	0	_	0	-	0	-	ns
t <sub>OEHZ</sub>	OE HIGH to output High Z <sup>[19, 20, 21]</sup>	-	3.0	-	3.0	-	3.4	ns
Setup Times								
t <sub>AS</sub>	Address setup before CLK rise	1.4	-	1.4	-	1.5	-	ns
t <sub>ADS</sub>	ADSC, ADSP setup before CLK rise		-	1.4	-	1.5	-	ns
t <sub>ADVS</sub>	ADV setup before CLK rise		-	1.4	-	1.5	-	ns
t <sub>WES</sub>	GW, BWE, BW <sub>X</sub> setup before CLK rise	1.4	-	1.4	-	1.5	-	ns
t <sub>DS</sub>	Data input setup before CLK rise		-	1.4	-	1.5	-	ns
t <sub>CES</sub>	Chip enable setup before CLK rise	1.4	-	1.4	-	1.5	-	ns
Hold Times								
t <sub>AH</sub>	Address hold after CLK rise	0.4	-	0.4	-	0.5	-	ns
t <sub>ADH</sub>	ADSP, ADSC hold after CLK rise		-	0.4	-	0.5	-	ns
t <sub>ADVH</sub>	ADV hold after CLK rise		-	0.4	-	0.5	-	ns
t <sub>WEH</sub>	GW, BWE, BW <sub>X</sub> hold after CLK rise		-	0.4	-	0.5	-	ns
t <sub>DH</sub>	Data input hold after CLK rise	0.4	-	0.4	-	0.5	-	ns
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.4	-	0.4	-	0.5	-	ns

Notes

16. Timing reference level is 1.25 V when V<sub>DDQ</sub> = 2.5 V.
17. Test conditions shown in (a) of Figure 3 on page 22 unless otherwise noted.
18. This part has an internal voltage regulator; t<sub>POWER</sub> is the time that the power is supplied above V<sub>DD</sub>(minimum) initially before a read or write operation can be initiated.
19. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 3 on page 22. Transition is measured ±200 mV from steady-state voltage.
20. At any possible voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z before Low Z under the same system conditions.


21. This parameter is sampled and not 100% tested.



## CY7C1480BV25 CY7C1482BV25, CY7C1486BV25

### **Switching Waveforms**

Figure 4. Read Cycle Timing<sup>[22]</sup>



Note 22. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH, and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH,  $CE_2$  is LOW, or  $\overline{CE}_3$  is HIGH.



CLK

ADSP

ADSC

ADDRESS

BWE,

**BW**x

## CY7C1480BV25 CY7C1482BV25, CY7C1486BV25

#### Switching Waveforms (continued)

Figure 5. Write Cycle Timing<sup>[23, 24]</sup> t<sub>CYC</sub> t<sub>CL</sub> <sup>t</sup>CH t<sub>ADS</sub> <sup>t</sup>ADH  $\langle \rangle \rangle$  $\mathbb{V}$  $\langle \rangle \rangle$  $\vee$  $\langle / /$ ADSC extends burst tADS | tADH tADS | TADH  $\mathbb{V}$ 7  $\langle \rangle$ tAS t<sub>AF</sub> A1 A2 A3 Byte write signals are ignored for first cycle when ADSP initiates burst t<sub>WES</sub> tWEH 7 twes | tweh  $\overline{}$  $\overline{\text{GW}}$ V  $\langle \rangle \rangle$ V V V]/ tCES | tCEH CE 7 t ADVS | <sup>t</sup>ADVH

 $\mathbb{V}$  $\mathbb{V}$ []//// ADV  $\langle \rangle \rangle$ ADV suspends burst OE  $\langle / / /$ <sup>t</sup>DS <sup>t</sup>DH Data In (D) D(A1) D(A2) D(A2 + 1) D(A2 + 1) D(A2 + 2) D(A2 + 3) D(A3) D(A3 + 1) D(A3 + 2) High-Z t OEHZ 8 Data Out (Q) BURST READ Single WRITE BURST WRITE Extended BURST WRITE

> DON'T CARE

Notes

23. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH, and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH,  $CE_2$  is LOW, or  $\overline{CE}_3$  is HIGH. 24. Full width write can be initiated by either GW LOW; or by GW HIGH, BWE LOW, and BW<sub>X</sub> LOW.

 $\mathbb{V}/\mathbb{I}$ 


 $\mathbb{V}//$ 

|||||

 $\mathbb{V}/\mathbb{I}$ 



#### Switching Waveforms (continued)



Notes


25. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH, and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH,  $CE_2$  is LOW, or  $\overline{CE}_3$  is HIGH. 26. The data bus (Q) remains in high Z following a write cycle, unless a new read access is initiated by ADSP or ADSC.

27. GW is HIGH.



#### Switching Waveforms (continued)





Notes

28. Device must be deselected when entering ZZ mode. See Truth Table on page 11 for all possible signal conditions to deselect the device. 29. DQs are in high Z when exiting ZZ sleep mode.



### **Ordering Information**


Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available.

For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
167	CY7C1480BV25-167AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1480BV25-167BZXC	51-85165	165-ball FBGA (15 × 17 × 1.4 mm) Pb-free	
200	CY7C1480BV25-200BZC	51-85165	165-ball FBGA (15 × 17 × 1.4 mm)	Commercial
250	CY7C1480BV25-250BZI	51-85165	165-ball FBGA (15 × 17 × 1.4 mm)	Industrial

#### **Ordering Code Definitions**







### CY7C1480BV25 CY7C1482BV25, CY7C1486BV25

### Package Diagrams

Figure 8. 100-pin TQFP (14 × 20 × 1.4 mm), 51-85050





1. JEDEC STD REF MS-026

2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH


3. DIMENSIONS IN MILLIMETERS

51-85050 \*D



### Package Diagrams (continued)

Figure 9. 165-ball FBGA (15 × 17 × 1.4 mm), 51-85165



51-85165 \*B



ø0.05 M C

ø0.25 🕅 A B

A1 CORNER

в

с

D

Ε

F

G

н

J

-ĸ

L

м

Ν

Р

R

т

υ

۷

w

#### Package Diagrams (continued)




Figure 10. 209-ball FBGA (14 × 22 × 1.76 mm), 51-85167

51-85167 \*A

1.00



### Acronyms

Acronym	Description			
BGA	ball grid array			
CMOS	complementary metal oxide semiconductor			
FBGA	fine-pitch ball grid array			
I/O	input/output			
JTAG	Joint Test Action Group			
LSB	least significant bit			
MSB	most significant bit			
LSBU	Logical Single Bit Upset			
LMBU	Logical Multi Bit Upset			
OE	output enable			
SEL	Single Event Latch Up			
SRAM	static random access memory			
TAP	test access port			
ТСК	test clock			
TMS	test mode select			
TDI	test data-in			
TDO	test data-out			
TQFP	thin quad flat pack			
TTL	transistor-transistor logic			

### **Document Conventions**

#### Units of Measure

Symbol	Unit of Measure
ns	nano seconds
mV	milli Volts
V	Volts
μA	micro Amperes
mA	milli Amperes
mm	milli meter
ms	milli seconds
MHz	Mega Hertz
pF	pico Farad
W	Watts
°C	degree Celcius
Ω	ohms
%	percent



-----

### **Document History Page**

Ē

REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change
**	1024385	See ECN	VKN/KKVTMP	New Data Sheet
*A	1562944	See ECN	VKN/AESA	Removed 1.8V I/O offering from the data sheet
*B	1897447	See ECN	VKN/AESA	Added footnote 14 related to IDD
*C	2082487	See ECN	VKN	Converted from preliminary to final
*D	2159486	See ECN	VKN/PYRS	Minor Change-Moved to the external web
*E	2899725	03/26/2010	NJY	Removed inactive parts from the Ordering Information table; Updated package diagrams.
*F	2957481	06/21/2010	VKN	Included Soft Error Immunity Data Modified the disclaimer for the Ordering information. Included "CY7C1480BV25-167BZXC" in the Ordering Information table Added Ordering Code Definitions
*G	3211551	04/19/2011	NJY	Updated Ordering Information. Updated Package Diagrams. Added Units of Measure. Updated in new template.
*H	3244686	04/29/2011	NJY	Updated Ordering Information.



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2007-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

#### Document Number: 001-15143 Rev. \*H

#### Revised May 4, 2011

Page 34 of 34

NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology, Inc. All products and company names mentioned in this document may be the trademarks of their respective holders.