



IDT54/74FCT88915TT
55/70/100/133
PRELIMINARY

- 0.5 MICRON CMOS Technology
- Input frequency range: 10MHz – f2Q Max. spec (FREQ_SEL = HIGH)
- Max. output frequency: 133MHz
- Pin and function compatible with MC88915T
- 5 non-inverting outputs, one inverting output, one 2x output, one ÷2 output; all outputs are TTL-compatible
- 3-State outputs
- Output skew < 500ps (max.)
- Duty cycle distortion < 500ps (max.)
- Part-to-part skew: 1ns (from tPD max. spec)
- TTL level output voltage swing
- 64/–15mA drive at TTL output voltage levels
- Available in 28 pin PLCC, LCC and SSOP packages

The IDT54/74FCT88915TT uses phase-lock loop technology to lock the frequency and phase of outputs to the input reference clock. It provides low skew clock distribution for high performance PCs and workstations. One of the outputs

The IDT54/74FCT88915TT provides 8 outputs with 500ps skew. The Q5 output is inverted from the Q outputs. The 2Q runs at twice the Q frequency and Q/2 runs at half the Q frequency.

The **FREQ_SEL** control provides an additional $\div 2$ option in the output path. **PLL_EN** allows bypassing of the PLL, which is useful in static test modes. When **PLL_EN** is low, **SYNC** input may be used as a test clock. In this test mode, the input frequency is not limited to the specified range and the polarity of outputs is complementary to that in normal operation (**PLL_EN** = 1). The **LOCK** output attains logic HIGH when the PLL is in steady-state phase and frequency lock. When **OE/RST** is low, all the outputs are put in high impedance state and registers at O, O and O/2 outputs are reset.


The IDT54/74FCT88915TT requires one external loop filter component as recommended in Figure 1.

The block diagram illustrates the PLL and Frequency Divider circuit. It includes the following components and connections:

- Inputs:** FEEDBACK, SYNC (0), SYNC (1), REF_SEL, PLL_EN, FREQ_SEL, and OE/RST.
- Logic:**
 - A 2-to-1 Mux selects between SYNC (0) and SYNC (1) based on REF_SEL. Its output goes to the Phase/Freq. Detector and the Charge Pump.
 - The Phase/Freq. Detector also receives the FEEDBACK signal and outputs to the Charge Pump.
 - The Charge Pump output goes to the Voltage Controlled Oscillator (VCO).
 - The VCO output goes to the LF (Low Frequency) output and a 2-to-1 Mux.
 - The 2-to-1 Mux selects between the VCO output and the LF signal based on PLL_EN. Its output goes to the Divide-By-2 block and the 4-to-1 Mux.
 - The Divide-By-2 block outputs to the 4-to-1 Mux.
 - The 4-to-1 Mux selects between the Divide-By-2 output and the VCO output based on FREQ_SEL. Its output goes to the 8-bit shift register.
 - The OE/RST signal is inverted and connected to the clock input of the shift register.
- Shift Register:** An 8-bit shift register with D, CP, and Q outputs. The Q outputs are connected to the 2Q, Q0, Q1, Q2, Q3, Q4, Q5, and Q/2 outputs.
- Outputs:** LOCK, LF, 2Q, Q0, Q1, Q2, Q3, Q4, Q5, and Q/2.

3072 drw 01

AUGUST 1995



Pin Name	I/O	Description
SYNC(0)	I	Reference clock input.
SYNC(1)	I	Reference clock input.
REF_SEL	I	Chooses reference between SYNC (0) & SYNC (1). (Refer to functional block diagram).
FREQ_SEL	I	Selects between $\div 1$ and $\div 2$ frequency options. (Refer to functional block diagram).
FEEDBACK	I	Feedback input to phase detector.
LF	I	Input for external loop filter connection.
Q0-Q4	O	Clock output.
Q5	O	Inverted clock output.
2Q	O	Clock output (2 x Q frequency).
Q/2	O	Clock output (Q frequency $\div$ 2).
LOCK	O	Indicates phase lock has been achieved (HIGH when locked).
OE/ <u>RST</u>	I	Asynchronous reset (active LOW) and output enable (active HIGH). When HIGH, outputs are enabled. When LOW, outputs are in HIGH impedance.
PLL_EN	I	Disables phase-lock for low frequency testing. (Refer to functional block diagram).

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	−0.5 to +7.0	−0.5 to +7.0	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	−0.5 to V _{CC} +0.5	−0.5 to V _{CC} +0.5	V
T _A	Operating Temperature	0 to +70	−55 to +125	°C
T _{BIAS}	Temperature Under Bias	−55 to +125	−65 to +135	°C
T _{STG}	Storage Temperature	−55 to +125	−65 to +150	°C
I _{OUT}	DC Output Current	−60 to +120	−60 to +120	mA

NOTES: 3072 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V_{CC} by +0.5V unless otherwise noted.
- Input and V_{CC} terminals.
- Output and I/O terminals.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6.0	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8.0	pF

NOTE: 3072 Ink 03

- This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: T_A = 0°C to 70°C, V_{CC} = 5.0V ± 5%

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I _{IH}	Input HIGH Current	V _{CC} = Max.	V _I = V _{CC}	—	—	±1	μA
I _{IL}	Input LOW Current		V _I = GND	—	—	±1	μA
I _{OZH}	High Impedance Output Current	V _{CC} = Max.	V _O = 2.7V	—	—	±1	μA
I _{OZL}			V _O = 0.5V	—	—	±1	μA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = −18mA		—	−0.7	−1.2	V
V _H	Input Hysteresis	—		—	100	—	mV
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = −3mA	2.5	3.5	—	V
			I _{OH} = −12mA MIL. I _{OH} = −15mA COM'L.	2.4	3.5	—	V
			I _{OH} = −24mA MIL. I _{OH} = −32mA COM'L. ⁽³⁾	2.0	3.0	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 48mA MIL. I _{OL} = 64mA COM'L.	—	0.2	0.55	V
I _{CC1} I _{CC2} I _{CC3}	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC} (Test mode)		—	2.0	4.0	mA

NOTES: 3072 tbl 04

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Duration of the condition can not exceed one second.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = V_{CC} - 2.1V^{(3)}$		—	0.5	1.5	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ All Outputs Open	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	0.25	0.4	mA/ MHz
CPD	Power Dissipation Capacitance	50% Duty Cycle		—	15	40	pF
I_C	Total Power Supply Current ^(5,6)	$V_{CC} = \text{Max.}$ PLL_EN = 1, LOCK = 1, FEEDBACK = Q/2 SYNC frequency = 20MHz. Q/2 loaded with 50pF All other outputs open		—	25	40	mA
		$V_{CC} = \text{Max.}$ PLL_EN = 1, LOCK = 1, FEEDBACK = Q/2 SYNC frequency = 20MHz. Q/2 loaded with 50 Ω Thevenin termination. All other outputs open		—	42	60	mA

NOTES:

3072 tbl 05

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics.
- Typical values are at $V_{CC} = 5.0V$, +25°C ambient.
- Per TTL driven input; all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. It is derived with Q frequency as the reference.
- Values for these conditions are examples of the I_C formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f) + I_{LOAD}$
 $I_{CC} = \text{Quiescent Current (} I_{CCL}, I_{CCH} \text{ and } I_{CCZ} \text{)}$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input}$
 $D_H = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL Inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f = 2Q \text{ frequency}$
 $I_{LOAD} = \text{Dynamic Current due to load.}$

SYNC INPUT TIMING REQUIREMENTS

Symbol	Parameter	Min.	Max.	Unit
TRISE/FALL	Rise/Fall Times, SYNC inputs (0.8V to 2.0V)	—	3.0	ns
Frequency	Input Frequency, SYNC Inputs	10 ⁽¹⁾	2Q fmax	MHz
Duty Cycle	Input Duty Cycle, SYNC Inputs	25%	75%	—

3053 tbl 06

OUTPUT FREQUENCY SPECIFICATIONS

Symbol	Parameter	Min.	Max. ⁽²⁾				Unit
			55	70	100	133	
f2Q	Operating frequency 2Q Output	40	55	70	100	133	MHz
fQ	Operating frequency Q0-Q4, Q5 Outputs	20	27.5	35	50	66.7	MHz
fQ/2	Operating frequency Q/2 Output	10	13.75	17.5	25	33.3	MHz

NOTES:

3072 tbl 07

- Note 8 in "General AC Specification Notes" and Figure 2 describes this specification and its actual limits depending on the feedback connection.
- Maximum operating frequency is guaranteed with the part in a phase locked condition and all outputs loaded.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	Min.	Max.	Unit
tRISE/FALL All outputs	Rise/Fall Time (between 0.8V and 2.0V)	Load = 50Ω to V _{CC} /2, C _L = 20pF	0.2 ⁽²⁾	1.2	ns
tPULSE WIDTH ⁽³⁾ All outputs ⁽³⁾	Output Pulse Width Q0-Q4, Q5, Q/2, 2Q @ 1.5V		0.5t _{CYCLE} – 0.5 ⁽⁵⁾	0.5t _{CYCLE} + 0.5 ⁽⁵⁾	ns
tPD SYNC-FEEDBACK ⁽³⁾	SYNC input to FEEDBACK delay (measured at SYNC0 or 1 and FEEDBACK input pins)	Load = 50Ω to V _{CC} /2, C _L = 20pF 0.1μF from LF to Analog GND ⁽⁹⁾	–0.5	+0.5	ns
tSKEWR (rising) ^(3,4)	Output to Output Skew between outputs 2Q, Q0-Q4, Q/2 (rising edges only)	Load = 50Ω to V _{CC} /2, C _L = 20pF	—	350	ps
tSKEWF (falling) ^(3,4)	Output to Output Skew between outputs Q0-Q4 (falling edges only)		—	350	ps
tSKEWall ^(3,4)	Output to Output Skew 2Q, Q/2, Q0-Q4 rising, Q5 falling		—	500	ps
tLOCK ⁽⁶⁾	Time required to acquire Phase-Lock from time SYNC input signal is received		1 ⁽²⁾	10	ms
tPZH tPZL	Output Enable Time OE/ <u>RST</u> (LOW-to-HIGH) to Q, 2Q, Q/2, Q		3 ⁽²⁾	14	ns
tPHZ tPLZ	Output Disable Time OE/ <u>RST</u> (HIGH-to-LOW) to Q, 2Q, Q/2, Q		3 ⁽²⁾	14	ns


GENERAL AC SPECIFICATION NOTES:

3072 tbl 08

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested.
3. These specifications are guaranteed but not production tested.
4. Under equally loaded conditions, as specified under test conditions, and at a fixed temperature and voltage.
5. t_{CYCLE} = 1/frequency at which each output (Q, Q, Q/2 or 2Q) is expected to run.
6. With V_{CC} fully powered-on and an output properly connected to the FEEDBACK pin. t_{LOCK} Max. is with C₁ = 0.1μF, t_{LOCK} Min. is with C₁ = 0.01μF. (Where C₁ is loop filter capacitor shown in Figure 1).

NOTES:

7. These two specs (trISE/FALL and tpULSE WIDTH 2Q output) guarantee that the FCT88915TT meets 68040 P-Clock input specification.





8. The wiring diagrams and written explanations of Figure 4 demonstrate the input and output frequency relationships for various possible feedback configurations. The allowable SYNC input range to stay in the phase-locked condition is also indicated. There are two allowable SYNC frequency ranges, depending on whether FREQ_SEL is HIGH or LOW. Also it is possible to feed back the Q5 output, thus creating a 180° phase shift between the SYNC input and the Q outputs. The table below summarizes the allowable SYNC frequency range for each possible configuration.

FREQ_SEL Level	Feedback Output	Allowable SYNC Input Frequency Range (MHz)	Corresponding 2Q output Frequency Range	Phase Relationship of the Q Outputs to Rising SYNC Edge
HIGH	Q/2	10 to (2Q fMAX Spec)/4	40 to (2Q fMAX Spec)	0°
HIGH	Any Q (Q0-Q4)	20 to (2Q fMAX Spec)/2	40 to (2Q fMAX Spec)	0°
HIGH	Q5	20 to (2Q fMAX Spec)/2	40 to (2Q fMAX Spec)	180°
HIGH	2Q	40 to (2Q fMAX Spec)	40 to (2Q fMAX Spec)	0°
LOW	Q/2	5 to (2Q fMAX Spec)/8	20 to (2Q fMAX Spec)/2	0°
LOW	Any Q (Q0-Q4)	10 to (2Q fMAX Spec)/4	20 to (2Q fMAX Spec)/2	0°
LOW	Q5	10 to (2Q fMAX Spec)/4	20 to (2Q fMAX Spec)/2	180°
LOW	2Q	20 to (2Q fMAX Spec)/2	20 to (2Q fMAX Spec)/2	0°

3072 tbl 09

9. The tPD spec describes how the phase offset between the SYNC input and the output connected to the FEEDBACK input, varies with process, temperature and voltage. Measurements were made with a 10MHz SYNC input and Q/2 output as feedback. The phase measurements were made at 1.5V. The Q/2 output was terminated at the FEEDBACK input with 100Ω to Vcc and 100Ω to ground. tPD measurements were made with the loop filter connection shown below:





A separate Analog power supply is not necessary and should not be used. Following these prescribed guidelines is all that is necessary to use the FCT88915TT in a normal digital environment.

3072 drw 06

Figure 1. Recommended Loop Filter and Analog Isolation Scheme for the FCT88915TT


NOTES:

1. Figure 1 shows a loop filter and analog isolation scheme which will be effective in most applications. The following guidelines should be followed to ensure stable and jitter-free operation:
 - a. All loop filter and analog isolation components should be tied as close to the package as possible. Stray current passing through the parasitics of long traces can cause undesirable voltage transients at the LF pin.
 - b. The 10µF low frequency bypass capacitor and the 0.1µF high frequency bypass capacitor form a wide bandwidth filter that will minimize the 88915TT's sensitivity to voltage transients from the system digital Vcc supply and ground planes.
If good bypass techniques are used on a board design near components which may cause digital Vcc and ground noise, Vcc step deviations should not occur at the 88915TT's digital Vcc supply. The purpose of the bypass filtering scheme shown in figure 1 is to give the 88915TT additional protection from the power supply and ground plane transients that can occur in a high frequency, high speed digital system.
 - c. The loop filter capacitor (0.1µF) can be a ceramic chip capacitor, the same as a standard bypass capacitor.
2. In addition to the bypass capacitors used in the analog filter of figure 1 there should be a 0.1µF bypass capacitor between each of the other (digital) four Vcc pins and the board ground plane. This will reduce output switching noise caused by the 88915TT outputs, in addition to reducing potential for noise in the "analog" section of the chip. These bypass capacitors should also be tied as close to the 88915TT package as possible.

The frequency relationship shown here is applicable to all Q outputs (Q0, Q1, Q2, Q3 and Q4).

1:2 INPUT TO "Q" OUTPUT FREQUENCY RELATIONSHIP

In this application, the Q/2 output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of Q/2 and SYNC, thus the Q/2 frequency will equal the SYNC frequency. The Q outputs (Q0-Q4, Q5) will always run at 2X the Q/2 frequency, and the 2Q output will run at 4X the Q/2 frequency.




Allowable Input Frequency Range:
10MHz to (f2Q FMAX Spec /4 (for FREQ_SEL HIGH)
5MHz to (f2Q FMAX Spec /8 (for FREQ_SEL LOW)

Figure 2a. Wiring Diagram and Frequency Relationships With Q/2 Output Feedback

1:1 INPUT TO "Q" OUTPUT FREQUENCY RELATIONSHIP

In this application, the Q4 output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of Q4 and SYNC, thus the Q4 frequency (and the rest of the "Q" outputs) will equal the SYNC frequency. The Q/2 output will always run at 1/2 the Q frequency, and the 2Q output will run at 2X the Q frequency.




Allowable Input Frequency Range:
20MHz to (f2Q FMAX Spec)/2 (for FREQ_SEL HIGH)
10MHz to (f2Q FMAX Spec)/4 (for FREQ_SEL LOW)

Figure 2b. Wiring Diagram and Frequency Relationships With Q4 Output Feedback


2:1 INPUT TO "Q" OUTPUT FREQUENCY RELATIONSHIP

In this application, the 2Q output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of 2Q and SYNC, thus the 2Q frequency will equal the SYNC frequency. The Q/2 output will always run at 1/4 the 2Q frequency, and the Q output will run at 1/2 the 2Q frequency.



Allowable Input Frequency Range:
40MHz to (f2Q FMAX Spec) (for FREQ_SEL HIGH)
20MHz to (f2Q FMAX Spec)/2 (for FREQ_SEL LOW)

Figure 2c. Wiring Diagram and Frequency Relationships With 2Q Output Feedback



3072 drw 10

Figure 3. Multiprocessing Application Using the FCT88915TT for Frequency Multiplication and Low Board-to-Board skew

FCT88915TT System Level Testing Functionality


When the PLL_EN pin is LOW, the PLL is bypassed and the FCT88915TT is in low frequency "test mode". In test mode (with FREQ_SEL HIGH), the 2Q output is inverted from the selected SYNC input, and the Q outputs are divide-by-2 (negative edge triggered) of the SYNC input, and the Q/2 output is divide-by-4 (negative edge triggered). With FREQ_SEL LOW the 2Q output is divide-by-2 of the SYNC, the Q outputs divide-by-4, and the Q/2 output divide-by-8.

These relationships can be seen in the block diagram. A recommended test configuration would be to use SYNC0 or SYNC1 as the test clock input, and tie PLL_EN and REF_SEL together and connect them to the test select logic.


This functionality is needed since most board-level testers run at 1 MHz or below, and the FCT 88915TT cannot lock onto that low of an input frequency. In the test mode described above, any test frequency test can be used.

TEST CIRCUITS AND WAVEFORM


50Ω to $V_{CC}/2$, $C_L = 20\text{pF}$



ENABLE AND DISABLE TEST CIRCUIT



PROPAGATION DELAY, OUTPUT SKEW




NOTES:

(These waveforms represent the hookup of Figure 2a)

1. The FCT88915TT aligns rising edges of the FEEDBACK input and SYNC input, therefore the SYNC input does not require a 50% duty cycle.
2. All skew specs are measured between the 1.5V crossing point of the appropriate output edges. All skews are specified as "windows", not as $\pm$ deviation around a center point.
3. If a Q output is connected to the FEEDBACK input (this situation is not shown), the Q output frequency would match the SYNC input frequency, the 2Q output would run at twice the SYNC frequency and the Q/2 output would run at half the SYNC frequency.

ENABLE AND DISABLE TIMES



NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: $t_r \leq 2.5\text{ns}$; $t_f \leq 2.5\text{ns}$

SWITCH POSITION

Test	Switch
Disable Low Enable Low	Closed
Disable High Enable High	Open

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.
 R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

3072 tbl 10

ORDERING INFORMATION

IDT	XX	FCT	XXXX	X	X	X		
Temp. Range		Device Type		Speed	Package	Process		
						Blank		Commercial
						B		MIL-STD-883, Class B
						J		PLCC
						PY		SSOP
						L		LCC
						55		55MHz Max. frequency
						70		70MHz Max. frequency
						100		100MHz Max. frequency
						133		133MHz Max. frequency
						88915TT		Low skew PLL-based CMOS clock driver
						54		-55°C to +125°C
						74		0°C to +70°C

3072 drw 15