


QTA1C04L3C000E1A

QSFP28 100G 4WDM-20km Transceiver

molex

Features

- ✓ Hot-pluggable QSFP+ form factor
- ✓ Power dissipation < 3.5W for up to 75 °C
- ✓ Support 100GBASE-4WDM-20
- ✓ Four LAN-WDM Channels
- ✓ Support data transmission of 103.1 Gb/s
- ✓ 20km reach over single mode fiber (SMF)
- ✓ 100G CAUI-4 electrical interface
- ✓ I²C management interface
- ✓ RoHS compliant
- ✓ Laser Class 1 IEC/CDRH compliant



Description

The QTA1C04L3C000E1A is a 100G hot pluggable fiber optic transceiver in the QSFP28 form factor. The transceiver is designed for 100GBASE-4WDM-20 100G Ethernet application over up to 20km single mode fiber. Digital monitoring and control functions are supported via an I²C serial interface per the Multi-Source Agreement (MSA) SFF-8636, Rev. 2.5.

The transceiver supports 100Gbps data rate over four local area network wavelength division multiplexed (LAN-WDM) lanes at 1295.56nm, 1300.05nm, 1304.58nm, and 1309.14nm. Each lane transmits and receives data streams at typical rate of 25.78125Gbps for 100GbE application. It provides an excellent solution for 100G data transmission over up to 20km single mode fiber. The low power consumption and excellent EMI performance enable system design with high port density. The product is designed and tested in accordance with industry safety standards.

The transceiver is Class 1 Laser product per U.S. FDA/CDRH and IEC 60825 standards.

The QTA1C04L3C000E1A transceivers connect to standard 38-pin QSFP+ connectors for hot plug capability. This allows the system designer to make configuration changes or maintenance by simply plugging in different transceivers without removing the power supply from the host system. The transmitter and receiver DATA interfaces are internally AC-coupled.

The transceiver can be conveniently assembled into and released from the host system through a pull-tab.

The transceiver operates from a single +3.3V power supply over an operating case temperature range of 0°C to +75°C(Commercial). The housing is made of metal for EMI immunity.

Absolute Maximum Ratings

Parameters	Symbol	Min	Max	Units
Supply Voltage Range	V_{CC}	- 0.5	+ 3.6	V
Case Operating Temperature	T_{OP}	0	+ 75	°C
Storage Temperature Range	T_{ST}	- 40	+ 85	°C
Operating Relative Humidity ¹	RH	0	85	%
Receiver Damage Threshold	P_{damage}	5.5	-	dBm

¹ Non condensing

Transmitter Performance Characteristics (Over Operating Case Temperature, VCC =3.13 to 3.47V)

Parameter	Symbol	Min	Typ	Max	Units
Signaling rate, each lane	B	-	25.78125	-	Gb/s
Lane wavelengths ¹	L_0	1294.53	1295.56	1296.59	nm
	L_1	1299.02	1300.05	1301.09	
	L_2	1303.54	1304.58	1305.63	
	L_3	1308.09	1309.14	1310.19	
Side mode suppression ratio	$SMSR$	30	-	-	dB
Total average launch power	P_{avg_total}	-	-	+ 10.5	dBm
Average launch power, each lane ²	P_{avg}	- 4.3	-	+ 4.5	dBm
Optical Modulation Amplitude (OMA), each lane ³	P_{OMA}	- 1.3	-	+ 4.5	dBm
Difference in launch power between any two lanes (OMA)	-	-	-	+ 5	dBm
Launch power in OMA minus TDP, each lane	-	- 2.3	-	-	dBm
Transmitter and dispersion penalty (TDP), each lane	TDP	-	-	+ 2.8	dB
Average launch power of OFF transmitter, each lane	P_{off}	-	-	- 30	dBm
Extinction ratio	ER	4	-	-	dB
RIN _{20OMA}	RIN_{20OMA}	-	-	- 130	dB/Hz
Optical return loss tolerance	-	-	-	20	dB
Transmitter reflectance	-	-	-	-26	dB
Power budget	-	-	-	+13	dB
Channel insertion loss	-	0	-	10.2	dB
Transmitter eye mask definition {X1, X2, X3, Y1, Y2, Y3} ⁴	-	Compliant with IEEE 802.3ba {0.25, 0.4, 0.45, 0.25, 0.28, 0.4}			

¹ The optical-electrical lanes mapping is the following: L0↔Tx1; L1↔Tx2; L2↔Tx3; L3↔Tx4
² Average launch power, each lane (min) is informative and not the principal indicator of signal strength. A transmitter with launch power below this value cannot be compliant; however, a value above this does not ensure compliance.
³ Even if the TDP < 1 dB, the OMA (min) must exceed this value.
⁴ Eye mask hit ratio is 5E-5.

Receiver Performance Characteristics (Over Operating Case Temperature, VCC =3.13 to 3.47V)

Parameter	Symbol	Min	Typ	Max	Units
Signaling rate, each lane	B	-	25.78125	-	Gb/s
Lane wavelengths ¹	L_0	1294.53	1295.56	1296.59	nm
	L_1	1299.02	1300.05	1301.09	
	L_2	1303.54	1304.58	1305.63	
	L_3	1308.09	1309.14	1310.19	
Average receive power, each lane ²	$P_{overload}$	- 14.5	-	4.5	dBm
Receive power, each lane (OMA)	-	-	-	4.5	dBm
Difference in receive power between any two lanes (OMA)	-	-	-	5.5	dBm
Receiver reflectance	-	-	-	- 26	dB
Receiver sensitivity (OMA), each lane @5 x 10 ⁻⁵ BER ³	-	-	-	- 12.5	dBm
Stressed receiver sensitivity (OMA), each lane ⁴	-	-	-	- 10	dBm
LOS assert	$LOSA$	- 30	-	- 16.6	dBm
LOS de-assert	$LOSD$	-	-	- 13.6	dBm
LOS Hysteresis	-	0.5	-	-	dB
Conditions of stressed receiver sensitivity test:					
Vertical eye closure penalty, each lane	-	-	2.5	-	dB
Stressed eye J2 Jitter, each lane	-	-	0.33	-	UI

Parameter	Symbol	Min	Typ	Max	Units
Stressed eye J4 Jitter, each lane	-	-	0.48	-	UI
SRS eye mask definition { X1, X2, X3, Y1, Y2, Y3} ⁵	-	{0.39, 0.5, 0.5, 0.39, 0.39, 0.4}			

¹ The optical-electrical lanes mapping is the following: L0↔Rx1; L1↔Rx2; L2↔Rx3; L3↔Rx4

² Average receive power, each lane (min) is informative and not the principal indicator of signal strength. A received power below this value cannot be compliant; however, a value above this does not ensure compliance.

³ Receiver sensitivity (OMA), each lane (max) at 5 x 10⁻⁵ BER is a normative specification.

⁴ Measured with conformance test signal at TP3 (see 3.10) for BER = 5x10⁻⁵.

⁵ Vertical eye closure penalty, stressed eye J2 Jitter, stressed eye J4 Jitter, and SRS eye mask definition are test conditions for measuring stressed receiver sensitivity. They are not characteristics of the receiver.

Transmitter Electrical Characteristics (Over Operating Case Temperature, VCC =3.13 to 3.47V)

Parameter	Symbol	Min	Typ	Max	Units
Differential Input Impedance	Z_d	-	100	-	Ω
Differential Input Voltage per lane	-	-	-	900	mV
Input impedance mismatch	-	-	-	10	%
Input High Voltage	V_{IH}	2.0	-	$V_{CC}+0.3$	V
Input LOW Voltage	V_{IL}	-0.3	-	0.8	V

Receiver Electrical Characteristics (Over Operating Case Temperature, VCC =3.13 to 3.47V)

Parameter	Symbol	Min	Typ	Max	Units
Differential voltage, pk-pk	V_{diff}	-	-	900	mV
Common mode voltage	V_{cm}	- 350	-	2850	mV
Common Mode Noise, rms	-	-	-	17.5	mV
Differential Termination Resistance Mismatch (at 1 MHz)	-	-	-	10	%
Differential Return Loss (SDD22)	-	-	-	Per CEI-28G-VSR	dB
Common Mode to Differential conversion and Differential to Common Mode Conversion (SDC22, SCD22)	-	-	-	Per CEI-28G-VSR	dB
Common Mode Return Loss (SCC22) - from 250 MHz to 30 GHz	-	-	-	- 2	-
Transition Time: 20/80%	-	9.5	-	-	ps
Vertical Eye Closure	VEC	-	-	6.5	dB
Eye width at 10-15 probability	EW_{15}	0.57	-	-	UI
Eye height at 10-15 probability	EH_{15}	228	-	-	mV

Power Supply Characteristics (Over Operating Case Temperature, VCC =3.13 to 3.47V)

Parameter	Symbol	Min	Typ	Max	Units
Power Supply Voltage	V_{CC}	3.13	3.3	3.47	V
Power Consumption	QTA1C04L3C000E1A P_W	-	-	3.5	W

Laser Safety:


All transceivers are Class 1 Laser products per FDA/CDRH and IEC-60825-1:2007 & IEC60825-2:2004+A1+A2 standards. They must be operated under specified operating conditions.



Molex, LLC

This product complies with
21 CFR 1040.10 and 1040.11
Meets Class 1 Laser Safety Requirements

QSFP28 38-Pin Connector Pad Layout



Electrical Pin Definition

PIN	Logic	Symbol	Name / Description
1	GND	<i>GND</i>	Ground
2	CML	<i>Tx2n</i>	Transmitter Inverted Data Input
3	CML	<i>Tx2p</i>	Transmitter Non-Inverted Data Input
4	GND	<i>GND</i>	Ground
5	CML	<i>Tx4n</i>	Transmitter Inverted Data Input
6	CML	<i>Tx4p</i>	Transmitter Non-Inverted Data Input
7	GND	<i>GND</i>	Ground
8	LVTTL	<i>ModSelL</i>	Module Select
9	LVTTL	<i>ResetL</i>	Module Reset
10	VCC	<i>VCC_Rx</i>	+3.3V Receiver Power Supply
11	LVC MOS	<i>SCL</i>	2-wire Serial Interface Clock
12	LVC MOS	<i>SDA</i>	2-wire Serial Interface Data
13	GND	<i>GND</i>	Ground
14	CML	<i>Rx3p</i>	Receiver Non-Inverted Data Output
15	CML	<i>Rx3n</i>	Receiver Inverted Data Output
16	GND	<i>GND</i>	Ground
17	CML	<i>Rx1p</i>	Receiver Non-Inverted Data Output
18	CML	<i>Rx1n</i>	Receiver Inverted Data Output
19	GND	<i>GND</i>	Ground
20	GND	<i>GND</i>	Ground
21	CML	<i>Rx2n</i>	Receiver Inverted Data Output
22	CML	<i>Rx2p</i>	Receiver Non-Inverted Data Output
23	GND	<i>GND</i>	Ground
24	CML	<i>Rx4n</i>	Receiver Inverted Data Output
25	CML	<i>Rx4p</i>	Receiver Non-Inverted Data Output
26	GND	<i>GND</i>	Ground
27	LVTTL	<i>ModPrsL</i>	Module Present, grounded inside the module
28	LVTTL	<i>IntL</i>	Interrupt
29	VCC	<i>VCC_Tx</i>	+3.3V Transmitter Power Supply
30	VCC	<i>VCC1</i>	+3.3V Power Supply
31	LVTTL	<i>LPMode</i>	Low Power Mode, active high
32	GND	<i>GND</i>	Ground
33	CML	<i>Tx3p</i>	Transmitter Non-Inverted Data Input
34	CML	<i>Tx3n</i>	Transmitter Inverted Data Input
35	GND	<i>GND</i>	Ground
36	CML	<i>Tx1p</i>	Transmitter Non-Inverted Data Input
37	CML	<i>Tx1n</i>	Transmitter Inverted Data Input
38	GND	<i>GND</i>	Ground

Application Notes

Electrical interface: All signal interfaces are compliant with the QSFP28 MSA specifications. The high speed DATA interface is differential AC-coupled internally and can be directly connected to a 3.3V SERDES IC. Hardware control and status reporting pins include a 2-wire serial interface (SCL and SDA) and five 3.3V LVTTTL hardware signals (ModSelL, ResetL, LPMode, ModPrsL, and IntL). The 2-wire interface pins are 3.3V LVCOMS compatible. Hosts shall use a 4.7 -10 kΩ pull-up resistor connected to Vcc_host on each of the 2-wire interface SCL, SDA, and all low speed status outputs.

ModSelL: The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple modules on a single 2-wire interface bus. When the ModSelL is "High", the module shall not respond to or acknowledge any 2-wire interface communication from the host. ModSelL signal input node shall be biased to the "High" state in the module.

In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the ModSelL de-assert time after any modules are deselected. Similarly, the host shall wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.

ResetL: The ResetL pin shall be pulled to Vcc in the module. A low level on the ResetL pin for longer than the minimum pulse length (t_Reset_init) initiates a complete module reset, returning all user module settings to their default state. Module Reset Assert Time (t_init) starts on the rising edge after the low level on the ResetL pin is released. During the execution of a reset (t_init) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by asserting "low" an IntL signal with the Data_Not_Ready bit negated. Note that on power up (including hot insertion) the module should post this completion of reset interrupt without requiring a reset.

LPMode: The LPMode pin shall be pulled up to Vcc in the module. The pin is a hardware control used to put modules into a low power mode when high. By using the LPMode pin and a combination of the Power_override, and Power_set software control bits (Address A0h, byte 93 bits 0,1), the host controls how much power a module can dissipate. The allowed QSFP28 power consumption is shown in below truth table.

LPMode PIN State	Power_override bit	Power_set bit	Power Allowed
1	0	X	1.5W
0	0	X	3.5W
X	1	1	1.5W
X	1	0	3.5W

ModPrsL: ModPrsL is pulled up to Vcc_Host on the host board and grounded in the module. The ModPrsL is asserted "Low" when inserted and deasserted "High" when the module is physically absent from the host connector.

IntL: IntL is an output pin. When IntL is "Low", it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL pin is an open collector output and shall be pulled to host supply voltage on the host board. The INTL pin is deasserted "High" after completion of reset, when byte 2 bit 0 (Data Not Ready) is read with a value of '0' and the flag field is read (see SFF-8636).

Two-wire Interface: The SCL (clock) and SDA (data) is a hot plug interface that may support a bus topology. SCL is the interface clock line and SDA is the bidirectional data line driven by both host and module depending upon the data directions. The data transfer protocol, signal characteristics, timing requirements, and the details of the mandatory and vendor specific data structures are defined in SFF-8679 and SFF-8636.

Upon module initialization, the alarm, control and monitor functions are available through the two-wire interface. Bytes in address 3 through 21 of A0h consist of interrupt flags for LOS, Tx Fault, warnings, and alarms. The non-asserted state shall be 0b. The per channel receiver LOS flags are A0h, address 3 bits 0~3 for channels 1~4 respectively. The transmitter fault flags are A0h, address 4 bits 0~3 for channels 1~4 respectively. Transmitter disable controls are through A0h address 86 bits 0-3 for channels 1-4 respectively, e.g. writing 1b disables the laser of the channel.

Power supply and grounding: The power supply line should be well-filtered. All power supply bypass capacitors should be as close to the transceiver module as possible.


The QSFP28 transceiver will power up in low power mode upon hot-plug, power cycle or reset. It will only reach fully functional operation after the host system enables "high power mode".

QTA1C04L3C000E1A

QSFP28 100G 4WDM-20km Transceiver

molex


Module Outline



Interfacing the Transceiver

Host can determine the characteristic and status of the transceiver through a 2-wire common management interface. The interface also provides host a mechanism to control the operation of a module. SFF-8636 describes the interface details such as memory map and communication protocol used to transfer information between host and a module.

The common memory map is arranged into a single lower page address space (A0h) of 128 bytes and multiple upper address pages. The structure of the memory map is shown below. This structure permits timely access to addresses in the lower page such as interrupt flags and monitors. Less time critical entries such as serial ID information and threshold settings are available with the page select function.



QTA1C04L3C000E1A

QSFP28 100G 4WDM-20km Transceiver

molex

Ordering Information

Oplink PN	Molex PN	Operating Temperature	Nominal Wavelength (nm)	Data Rate (Gb/s)	Distance	Latch Color
QTA1C04L3C000E1A	1837104017	0°C to + 75°C	1295.56, 1300.05, 1304.58, 1309.14	103.125	20km	Brown (Pantone 478U)

Molex, LLC. reserves the right to make changes in equipment design or specifications without notice. Information supplied by Molex, LLC. is believed to be accurate and reliable. However, no responsibility is assumed by Molex, LLC. for its use nor for any infringements of third parties, which may result from its use. No license is granted by implication or otherwise under any patent right of Molex, LLC.