

LMH0034 SMPTE 292M / 259M Adaptive Cable Equalizer

Check for Samples: [LMH0034](#)

FEATURES

- SMPTE 292M, SMPTE 344M and SMPTE 259M Compliant
- Supports DVB-ASI at 270 Mbps
- Data Rates: 125 Mbps to 1.485 Gbps
- Equalizes up to 200 Meters of Belden 1694A at 1.485 Gbps or up to 400 Meters of Belden 1694A at 270 Mbps
- Manual Bypass, Cable Length Indicator, and Output Mute with a Programmable Threshold
- Single-Ended or Differential Input
- 50Ω Differential Outputs
- Single 3.3V Supply Operation
- 208 mW Typical Power Consumption with 3.3V Supply
- Replaces the GS1524 and GS1524A

DESCRIPTION

The LMH0034 SMPTE 292M / 259M adaptive cable equalizer is a monolithic integrated circuit for equalizing data transmitted over cable (or any media with similar dispersive loss characteristics). The equalizer operates over a wide range of data rates from 125 Mbps to 1.485 Gbps and supports SMPTE 292M, SMPTE 344M and SMPTE 259M.


The LMH0034 implements DC restoration to correctly handle pathological data conditions. DC restoration can be bypassed for low data rate applications. The equalizer is flexible in allowing either single-ended or differential input drive.

Additional features include a combined carrier detect and output mute pin which mutes the output when no signal is present. A programmable mute reference is used to mute the output at a selectable level of signal degradation. A cable length indicator is provided to determine the amount of cable being equalized.

APPLICATIONS

- SMPTE 292M, SMPTE 344M, and SMPTE 259M Serial Digital Interfaces
- Serial Digital Data Equalization and Reception
- Data Recovery Equalization

Typical Application



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2006–2013, Texas Instruments Incorporated



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾

Supply Voltage		-0.5V to 3.6V
Input Voltage (all inputs)		-0.3V to $V_{CC}+0.3V$
Storage Temperature Range		-65°C to +150°C
Junction Temperature		+150°C
Lead Temperature (Soldering 4 Sec)		+260°C
Package Thermal Resistance	θ_{JA} 16-pin SOIC	+115°C/W
	θ_{JC} 16-pin SOIC	+105°C/W
ESD Rating (HBM)		8 kV
ESD Rating (MM)		250V

- (1) Absolute Maximum Ratings are those parameter values beyond which the life and operation of the device cannot be ensured. The stating herein of these maximums shall not be construed to imply that the device can or should be operated at or beyond these values. The table of [Electrical Characteristics](#) specifies acceptable device operating conditions.

Recommended Operating Conditions

Supply Voltage ($V_{CC} - V_{EE}$)	3.3V $\pm 5\%$
Input Coupling Capacitance	1.0 μF
AEC Capacitor (Connected between AEC+ and AEC-)	1.0 μF
Operating Free Air Temperature (T_A)	0°C to +85°C

DC Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified⁽¹⁾⁽²⁾.

Symbol	Parameter	Conditions	Reference	Min	Typ	Max	Units
V_{CMIN}	Input Common Mode Voltage		SDI, $\overline{SDI}$		1.9		V
V_{SDI}	Input Voltage Swing	At LMH0034 input ⁽³⁾⁽⁴⁾		720	800	950	mV _{P-P}
V_{CMOUT}	Output Common Mode Voltage		SDO, $\overline{SDO}$		$V_{CC} - V_{SDO}/2$		V
V_{SDO}	Output Voltage Swing	50 Ω load, differential			750		mV _{P-P}
	CLI DC Voltage	0m cable ⁽⁵⁾	CLI		2.5		V
		Max cable ⁽⁵⁾			1.9		V
	MUTE _{REF} DC Voltage (floating)		MUTE _{REF}		1.3		V
	MUTE _{REF} Range				0.7		V
	$\overline{CD}$ /MUTE Output Voltage	Carrier not present	$\overline{CD}$ /MUTE	2.6			V
		Carrier present				0.4	V
	$\overline{CD}$ /MUTE Input Voltage	Min to mute outputs		3.0			V
		Max to force outputs active				2.0	V
I_{CC}	Supply Current	⁽⁶⁾			63	77	mA

- (1) Current flow into device pins is defined as positive. Current flow out of device pins is defined as negative. All voltages are stated referenced to $V_{EE} = 0$ Volts.
- (2) Typical values are stated for $V_{CC} = +3.3V$ and $T_A = +25^\circ C$.
- (3) Specification is ensured by characterization.
- (4) The maximum input voltage swing assumes a nonstressing, DC-balance signal; specifically, the SMPTE-recommended color bar test signal. Pathological or other stressing signals may not be used. This specification is for 0m cable only.
- (5) Input signal must be present for valid CLI. Refer to [Figure 2](#) for typical results.
- (6) Supply current depends on the amount of cable being equalized. The current is highest for short cable and decreases as the cable length is increased. Refer to [Figure 3](#) and [Figure 4](#).

AC Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified⁽¹⁾.

Symbol	Parameter	Conditions	Reference	Min	Typ	Max	Units
BR _{MIN}	Minimum Input Data Rate		SDI, $\overline{\text{SDI}}$		125		Mbps
BR _{MAX}	Maximum Input Data Rate					1485	Mbps
	Jitter for various cable lengths (with equalizer pathological)	270 Mbps, Belden 1694A, 400 meters ⁽²⁾			0.2		UI
		270 Mbps, Belden 8281, 280 meters ⁽²⁾			0.2		UI
		1.485 Gbps, Belden 1694A, 140 meters ⁽²⁾			0.25		UI
		1.485 Gbps, Belden 8281, 100 meters ⁽²⁾			0.25		UI
		1.485 Gbps, Belden 1694A, 200 meters ⁽²⁾			0.3		UI
t _r , t _f	Output Rise Time, Fall Time	20% – 80% ⁽²⁾	SDO, $\overline{\text{SDO}}$		100	220	ps
	Mismatch in Rise/Fall Time	⁽²⁾			2	15	ps
t _{OS}	Output Overshoot	⁽²⁾			1	5	%
R _{OUT}	Output Resistance	single-ended ⁽³⁾			50		Ω
RL _{IN}	Input Return Loss	⁽⁴⁾	SDI, $\overline{\text{SDI}}$	15	18-20		dB
R _{IN}	Input Resistance	single-ended			1.3		kΩ
C _{IN}	Input Capacitance	single-ended ⁽³⁾			1		pF


(1) Typical values are stated for V_{CC} = +3.3V and T_A = +25°C.

(2) Specification is ensured by characterization.

(3) Specification is ensured by design.

(4) Input return loss is dependent on board design. The LMH0034 meets this specification on the SD034 evaluation board from 5MHz to 1.5GHz.

Connection Diagram




**Figure 1. 16-Pin SOIC
See D Package**

PIN DESCRIPTIONS

Pin #	Name	Description
1	CLI	Cable length indicator. Provides a voltage inversely proportional to the cable length being equalized.
2	V _{CC}	Positive power supply (+3.3V).
3	V _{EE}	Negative power supply (ground).
4	SDI	Serial data true input.
5	$\overline{\text{SDI}}$	Serial data complement input.
6	V _{EE}	Negative power supply (ground).
7	AEC+	AEC loop filter external capacitor (1μF) positive connection.
8	AEC-	AEC loop filter external capacitor (1μF) negative connection.
9	BYPASS	Bypasses equalization and DC restoration when high. No equalization occurs in this mode.
10	MUTE _{REF}	Mute reference. Determines the maximum cable to be equalized before muting. May be unconnected for maximum equalization.
11	V _{EE}	Negative power supply (ground).
12	$\overline{\text{SDO}}$	Serial data complement output.
13	SDO	Serial data true output.
14	V _{EE}	Negative power supply (ground).
15	V _{CC}	Positive power supply (+3.3V).
16	$\overline{\text{CD/MUTE}}$	Bi-directional carrier detect and output mute. $\overline{\text{CD/MUTE}}$ is high when no signal is present. If unconnected, MUTE is controlled automatically by carrier detect. To force MUTE on, tie to V _{CC} . To disable MUTE, tie to GND. $\overline{\text{CD/MUTE}}$ has no function in BYPASS mode.

Block Diagram



DEVICE OPERATION

BLOCK DESCRIPTION

The **Equalizer Filter** block is a multi-stage adaptive filter. If Bypass is high, the equalizer filter is disabled.

The **DC Restoration / Level Control** block receives the differential signals from the equalizer filter block. This block incorporates a self-biasing DC restoration circuit to fully DC restore the signals. If Bypass is high, this function is disabled.

The signals before and after the DC Restoration / Level Control block are used to generate the **Automatic Equalization Control (AEC)** signal. This control signal sets the gain and bandwidth of the equalizer filter. The loop response in the AEC block is controlled by an external 1μF capacitor placed across the AEC+ and AEC- pins. **Cable Length Indicator (CLI)** is derived from this block.

The **Carrier Detect / Mute** block generates the carrier detect signal and controls the mute function of the output. This block utilizes the bi-directional $\overline{\text{CD/MUTE}}$ signal along with **Mute Reference (MUTE_{REF})**.

The **Output Driver** produces SDO and $\overline{\text{SDO}}$.

CABLE LENGTH INDICATOR (CLI)

The cable length indicator provides a voltage to indicate the length of cable being equalized. The CLI voltage decreases as the cable length increases. [Figure 2](#) shows the typical CLI voltage vs. Belden 1694A cable length. Note: CLI is only valid when an input signal is present.




Figure 2. CLI vs. Belden 1694A Cable Length

MUTE REFERENCE (MUTE_{REF})

The mute reference determines the amount of cable to equalize before automatically muting the outputs. This is set by applying a voltage inversely proportional to the length of cable to equalize. As the applied MUTE_{REF} voltage is increased, the amount of cable that can be equalized before carrier detect is de-asserted and the outputs are muted is decreased. MUTE_{REF} may be left unconnected for maximum equalization before muting.

CARRIER DETECT / MUTE ($\overline{\text{CD/MUTE}}$)

Carrier Detect / Mute is bi-directional, serving as both a carrier detect (output function) and mute (input function).

When used as an output, $\overline{\text{CD/MUTE}}$ determines if a valid signal is present at the LMH0034 input. If MUTE_{REF} is used, the carrier detect threshold will be altered accordingly. $\overline{\text{CD/MUTE}}$ provides a high voltage when no signal is present at the LMH0034 input, and the outputs are automatically muted. $\overline{\text{CD/MUTE}}$ is low when a valid input signal has been detected, and the outputs are automatically enabled.

As an input, $\overline{\text{CD/MUTE}}$ can be used to override the carrier detect and manually mute or enable the LMH0034 outputs. Applying a high input to $\overline{\text{CD/MUTE}}$ will mute the LMH0034 outputs. Applying a low input will force the outputs to be active regardless of the length of cable or the state of MUTE_{REF}.

INPUT INTERFACING

The LMH0034 accepts either differential or single-ended input. The input must be AC coupled. Transformer coupling is not supported.

The LMH0034 correctly handles equalizer pathological signals for standard definition and high definition serial digital video, as described in SMPTE RP 178 and RP 198, respectively.

OUTPUT INTERFACING

The SDO and $\overline{\text{SDO}}$ outputs are internally loaded with 50Ω . They produce a $750\text{ mV}_{\text{P-P}}$ differential output, or a $375\text{ mV}_{\text{P-P}}$ single-ended output.

APPLICATION INFORMATION

PCB LAYOUT RECOMMENDATIONS

Please refer to the following Application Note: AN-1372 ([SNLA071](#)) "LMH0034 PCB Layout Techniques."

REPLACING THE GENNUM GS1524

The LMH0034 is form-fit-function compatible with the Gennum GS1524 and GS1524A.

SUPPLY CURRENT VS. CABLE LENGTH

The supply current (I_{CC}) depends on the amount of cable being equalized. The current is highest for short cable and decreases as the cable length is increased. [Figure 3](#) shows supply current vs. Belden 1694A cable length for 1.485 Gbps data and [Figure 4](#) shows supply current vs. Belden 1694A cable length for 270 Mbps data.




Figure 3. Supply Current vs. Belden 1694A Cable Length, 1.485 Gbps




Figure 4. Supply Current vs. Belden 1694A Cable Length, 270 Mbps

REVISION HISTORY

Changes from Revision G (April 2013) to Revision H	Page
• Changed layout of National Data Sheet to TI format	7

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMH0034MA/NOPB	ACTIVE	SOIC	D	16	48	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 85	L034	Samples
LMH0034MAX/NOPB	ACTIVE	SOIC	D	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 85	L034	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH0034MAX/NOPB	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.3	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH0034MAX/NOPB	SOIC	D	16	2500	367.0	367.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LMH0034MA/NOPB	D	SOIC	16	48	495	8	4064	3.05

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 E. Reference JEDEC MS-012 variation AC.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated