

Commercial Mobile LPDDR4X 16Gb(QDP) SDRAM

Features

- **Basis LPDDR4X Compliant**
 - Low Power Consumption
 - 16n Prefetch Architecture and BL16, BL32 (OTF)
- **Signal Integrity**
 - Internal VREF and VREF Training
 - Configurable DS for system compatibility
 - Configurable On-Die Termination
 - ZQ Calibration for DS/ODT impedance accuracy via external ZQ pad ($240\Omega \pm 1\%$)
 - Data bus inversion (DBI)
- **Training for Signals' Synchronization**
 - DQ Calibration offering specific DQ output patterns
- **Data Integrity**
 - DRAM built-in Temperature Sensor for Temperature Compensated Self Refresh (TCSR)
 - Auto Refresh and Self Refresh Modes
- **Power Saving Modes**
 - Partial Array Self Refresh (PASR)
 - Frequency Set Point(WR/OP)
 - Clock-stop capability
- **LVSTL interface and Power Supply**
 - VDD1/VDD2/VDDQ = 1.8V/1.1V/0.6V

Programmable

- **R_{ON}** (Typical:40/48/60/80/120/240)
- **R_{TT}** (40/48/60/80/120/240)
- **RL/WL Select** (Set A / Set B)
- **nWR** (X16 mode / X8 Byte mode)
- **PASR** (bank/segment)

Options

- **Speed Grade (DataRate)**
 - 3733 Mbps / RL=32
 - 3200 Mbps / RL=28
- **Temperature Range (T_c)**
 - Commercial Grade : - 30°C to +85°C, extending + 105°C²
- **Package Information**
 - Lead-free RoHS compliance and Halogen-free
- **Density and Addressing**

Items (FBGA Package)	Width x Length x Height (mm)	Ball pitch (mm)
366b PoP	12.00 x 12.70 x 0.95	0.40

Items	X16_2CH
Die Quantity	Quad Die
Number of Banks	8
Bank Address	BA[2:0]
Row	R[14:0]
Column	C[9:0]
tREFI ¹	T _c ≤ 85°C
	85°C < T _c ≤ 95°C
	95°C < T _c ≤ 105°C
	3.9μs
	1.95μs
	0.975μs

NOTE 1 tREFI values for all bank refresh is within temperature specification (<= 85°C).

NOTE 2 AC/DC will be derated when above 85°C.


Ordering Information

Density	Organization	Part Number	Package	Speed		
				tCK (ns)	Data Rate (Mb/s/pin)	RL
LPDDR4X Commercial Grade						
16Gb (QDP)	256M x 64 (4-CH)	NT6AP256F64AU-J2	366b PoP	0.535	LPDDR4X-3733	32
		NT6AP256F64AU-J3		0.625	LPDDR4X-3200	28

NOTE:

1.Please confirm with NTC for the available schedule.

NANYA Part Number Guide



Operating Frequency

The backward compatibility of each frequency is listed in the following table. If an application operates at specific frequency which is not defined herein but within the highest and the lowest frequencies, then the comparative loose specifications to DRAM must be adopted from the neighboring defined frequency. Please confirm with NTC when the operating frequency is slower than the defined frequency.

Frequency [MHz]	1866	1600	1333	1200	1066	800	Unit
RL [nCK]	32	28	24	24	20	14	
VDDQ [V]	0.6	0.6	0.6	0.6	0.6	0.6	
NT6AP256F64AU-J2	3733	3200	2667	2400	2133	1600	Mbps
NT6AP256F64AU-J3	N/A	3200	2667	2400	2133	1600	Mbps


Notes:

Any part number also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but has been verified.

Package Block Diagram

Quad Die, Quad Channel Package Part Number: NT6AP256F64AU-XXX

Available: 366b



Ball Assignments

LPDDR4X 366-ball FBGA QDP X16_4ch

Part Number: NT6AP256F64AU-XXX

< TOP View >

See the balls through the package

See the balls through the package

A1

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	
A	NC	VDD2	VSS	VDDQ	VDD1	VDD2	CS_A	VDD2	VSS	VDD2	VDDQ	VSS	VDDQ	VDD2	VSS	VDD2	VDDQ	VSS	VDDQ	VDD2	VSS	VDD2	CS_C	VDD2	VDD1	VDDQ	VSS	VDD2	NC	A
B	VDD1	DQ2_A	DQS0_A	DQ4_A	VSS	CA0_A	NC	CK_A	CA3_A	VDD1	DQ13_A	DQS1_A	DQ11_A	VDD1	NC	VDD1	DQ11_C	DQS1_C	DQ13_C	VDD1	CA3_C	CK_C	NC	CA0_C	VSS	DQ4_C	DQS0_C	DQ2_C	VDD1	B
C	DQ0_A	VSS	DQS0_A	VSS	DQ6_A	VSS	VDD2	CK_A	VDD2	DQ15_A	VSS	DQS1_A	VSS	DQ9_A	RESET	DQ9_C	VSS	DQS1_C	VSS	DQ15_C	VDD2	CK_C	VDD2	VSS	DQ6_C	VSS	DQS0_C	VSS	DQ0_C	C
D	VDDQ	DQ3_A	VDDQ	DQ5_A	VDDQ	CA1_A	CKE_A	VSS	CA4_A	VDDQ	DQ12_A	VDDQ	DQ10_A	VDDQ	NC	VDDQ	DQ10_C	VDDQ	DQ12_C	VDDQ	CA4_C	VSS	CKE_C	CA1_C	VDDQ	DQ5_C	VDDQ	DQ3_C	VDDQ	D
E	DQ1_A	VSS	DMIO_A	VSS	DQ7_A	ODTC_A	NC	CA2_A	CA5_A	DQ14_A	VSS	DMIO_A	VSS	DQ8_A	ZQ_A	DQ8_C	VSS	DMIO_C	VSS	DQ14_C	CA5_C	CA2_C	NC	ODTC_A	DQ7_C	VSS	DMIO_C	VSS	DQ1_C	E
F	VDD2	VDD2																									VDD2	VDD2	F	
G	VSS	VSS																									VSS	VSS	G	
H	RFU	RFU																									RFU	RFU	H	
J	RFU	RFU																									RFU	RFU	J	
K	RFU	RFU																									RFU	RFU	K	
L	RFU	RFU																									RFU	RFU	L	
M	RFU	RFU																									RFU	RFU	M	
N	RFU	RFU																									RFU	RFU	N	
P	RFU	RFU																									RFU	RFU	P	
R	RFU	RFU																									RFU	RFU	R	
T	RFU	RFU																									RFU	RFU	T	
U	RFU	RFU																									RFU	RFU	U	
V	RFU	RFU																									RFU	RFU	V	
W	RFU	RFU																									RFU	RFU	W	
Y	RFU	RFU																									RFU	RFU	Y	
AA	RFU	RFU																									RFU	RFU	AA	
AB	RFU	RFU																									RFU	RFU	AB	
AC	VSS	VSS																									VSS	VSS	AC	
AD	VDD2	VDD2																									VDD2	VDD2	AD	
AE	DQ1_B	VSS	DMIO_B	VSS	DQ7_B	ODTC_A	NC	CA2_B	CA5_B	DQ14_B	VSS	DMIO_B	VSS	DQ8_B	ZQ_D	DQ8_D	VSS	DMIO_D	VSS	DQ14_D	CA5_D	CA2_D	NC	ODTC_A	DQ7_D	VSS	DMIO_D	VSS	DQ1_D	AE
AF	VDDQ	DQ3_B	VDDQ	DQ5_B	VDDQ	CA1_B	CKE_B	VSS	CA4_B	VDDQ	DQ12_B	VDDQ	DQ10_B	VDDQ	NC	VDDQ	DQ10_D	VDDQ	DQ12_D	VDDQ	CA4_D	VSS	CKE_D	CA1_D	VDDQ	DQ5_D	VDDQ	DQ3_D	VDDQ	AF
AG	DQ0_B	VSS	DQS0_B	VSS	DQ6_B	VSS	VDD2	CK_B	VDD2	DQ15_B	VSS	DQS1_B	VSS	DQ9_B	NC	DQ9_D	VSS	DQS1_D	VSS	DQ15_D	VDD2	CK_D	VDD2	VSS	DQ6_D	VSS	DQS0_D	VSS	DQ0_D	AG
AH	VDD1	DQ2_B	DQS0_B	VSS	DQ4_B	VSS	CA0_B	NC	CK_B	CA3_B	VDD1	DQ13_B	DQS1_B	DQ11_B	VDD1	NC	VDD1	DQ11_D	DQS1_D	DQ13_D	VDD1	CA3_D	CK_D	NC	CA0_D	VSS	DQ4_D	DQS0_D	DQ2_D	AH
AJ	NC	VDD2	VSS	VDDQ	VDD1	VDD2	CS_B	VDD2	VSS	VDD2	VDDQ	VSS	VDDQ	VSS	VDD2	VSS	VDD2	VDDQ	VSS	VDDQ	VSS	VDD2	VSS	VDD2	VSS	VDDQ	VSS	VDD2	NC	AJ

NOTE 1 RFU(Reserve for Use)

NOTE 2 ODTCA_[X] balls are wired to ODTCA_[X] pads of Rank 0 DRAM die. ODTCA_[X] pads for other ranks (if present) are disabled in the package.

NOTE 3 For the LPDDR4X, ODTCA_Bond pad is ignored ODT pin should be connect to VDD2 or VSS.



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU

Package Outline Drawing

Part Number: NT6AP256F64AU-XXX

Unit: mm

* BSC (Basic Spacing between Center)



Ball Descriptions

Symbol	Type	Function
CK_A, $\overline{\text{CK}}_A$ CK_B, $\overline{\text{CK}}_B$ CK_C, $\overline{\text{CK}}_C$ CK_D, $\overline{\text{CK}}_D$	Input	Clock: CK and $\overline{\text{CK}}$ are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK and the negative edge of $\overline{\text{CK}}$. AC timings for CA parameters are referenced to CK. Each channel (A & B) has its own clock pair.
CKE_A, CKE_B CKE_C, CKE_D	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code. Each channel (A & B) has its own CKE signal.
CS_A, CS_B CS_C, CS_D	Input	Chip Select: CS is part of the command code. Each channel (A & B) has its own CS signal.
CA[5:0]_A, CA[5:0]_B CA[5:0]_C, CA[5:0]_D	Input	Command/Address Inputs: CA signals provide the Command and Address inputs according to the Command Truth Table. Each channel (A&B) has its own CA signals.
DMI[1:0]_A, DMI[1:0]_B DMI[1:0]_C, DMI[1:0]_D	Input/output	Data Mask Inversion: DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. Each channel (A & B) has its own DMI signals. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting.
DQ[15:0]_A, DQ[15:0]_B DQ[15:0]_C, DQ[15:0]_D	Input/output	Data Bus: Bi-direction data bus.
DQS[1:0]_A, $\overline{\text{DQS}}[1:0]_A$ DQS[1:0]_B, $\overline{\text{DQS}}[1:0]_B$ DQS[1:0]_C, $\overline{\text{DQS}}[1:0]_C$ DQS[1:0]_D, $\overline{\text{DQS}}[1:0]_D$	Input/output	Data Strobe: DQS and $\overline{\text{DQS}}$ are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair. Each channel (A & B) has its own DQS strobes.
ODT_CA_A, ODT_CA_B ODT_CA_C, ODT_CA_D	Input	CA ODT Control: The ODT_CA pin is ignored by LPDDR4X devices. ODT-CS/CA/CK function is fully controlled through MR11 and MR22. The ODT_CA pin shall be connected to either VDD2 or VSS.
ZQ_A, ZQ_D	Reference	Calibration Reference. Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to VDDQ through a $240\Omega \pm 1\%$ resistor.
VDD1	Supply	Power Supply 1: Core power supply
VDD2	Supply	Power Supply 2: Core power supply
VDDQ	Supply	DQ Power Supply: Isolated on the die for improved noise immunity.
Vss, Vssq	GND	Ground
$\overline{\text{RESET}}$	Input	Reset: When asserted LOW, the $\overline{\text{RESET}}$ signal resets both channels of the die.

Descriptions

LPDDR4 devices use a 2 or 4 clocks architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 6-bit CA bus contains command, address, and bank information. Each command uses 1, 2 or 4 clock cycle, during which command information is transferred on the positive edge of the clock. See command truth table for details.

These devices use a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially an 16n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR4 SDRAM effectively consists of a single 16n-bit wide, one clock cycle data transfer at the internal DRAM core and eight corresponding n-bit wide, one half-clock-cycle data transfers at the I/O pins. Read and write accesses to the LPDDR4 SDRAMs are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Activate command, which is then followed by a Read, Write or Mask Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the bank to be accessed. The address bits registered coincident with the Read, Write or Mask Write command are used to select the bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR4 SDRAM must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.



NANYA

Preliminary, Subject to change


NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU

Simplified State Diagram



Abbr.	Function	Abbr.	Function
PRE(A)	Precharge (All)	CKE=L	Enter Power Down
ACT	Activate	CKE=H	Exit Power Down
WR(A)	Write (w/ Autoprecharge)	SRE	Enter Self Refresh
MWR(A)	Mask-Write (w/ Autoprecharge)	SRX	Exit Self Refresh
RD(A)	Read (w/ Autoprecharge)	REF	Refresh
MRW	Mode Register Write	MPC	Multi-Purpose Command (w/ NOP)
MRR	Mode Register Read		

Simplified State Diagram



1. From the Self-Refresh state the device can enter Power-Down, MRR, MRW, or MPC states. See the section on Self-Refresh for more information.
2. In IDLE state, all banks are pre-charged.
3. In the case of a MRW command to enter a training mode, the state machine will not automatically return to the IDLE state at the conclusion of training.
See the applicable training section for more information.
4. In the case of a MPC command to enter a training mode, the state machine may not automatically return to the IDLE state at the conclusion of training.
See the applicable training section for more information.
5. This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.
6. States that have an "automatic return" and can be accessed from more than one prior state (Ex. MRW from either Idle or Active states) will return to the state from when they were initiated (Ex. MRW from Idle will return to Idle).
7. The **RESET** pin can be asserted from any state, and will cause the SDRAM to go to the Reset State. The diagram shows **RESET** applied from the Power-On as an example, but the Diagram should not be construed as a restriction on **RESET**.

Power-up, Initialization and Power-off Procedure

For power-up and reset initialization, in order to prevent DRAM from functioning improperly, default values of the following MR settings are defined.


MRS defaults settings

Item	MRS	Default Setting	Description
FSP-OP/WR	MR13 OP[7:6]	00 _B	FSP-OP/WR[0] are enabled
WLS	MR2 OP[6]	0 _B	Write Latency Set 0 is selected
WL	MR2 OP[5:3]	000 _B	WL = 4
RL	MR2 OP[2:0]	000 _B	RL = 6, nRTP=8
nWR	MR1 OP[6:4]	000 _B	nWR = 6
DBI-WR/RD	MR3 OP[7:6]	00 _B	Write & Read DBI are disabled
CA ODT	MR11 OP[6:4]	000 _B	CA ODT is disabled
DQ ODT	MR11 OP[2:0]	000 _B	DQ ODT is disabled
V _{REF} (CA) Setting	MR12 OP[6]	1 _B	V _{REF} (CA) Range[1] enabled
V _{REF} (CA) Value	MR12 OP[5:0]	001101 _B	Range1 : 50.3% of V _{DDQ}
V _{REF} (DQ) Setting	MR14 OP[6]	1 _B	V _{REF} (DQ) Range[1] enabled
V _{REF} (DQ) Value	MR14 OP[5:0]	001101 _B	Range1 : 50.3% of V _{DDQ}

Voltage Ramp and Device Initialization

The following sequence shall be used to power up the device. Unless specified otherwise, these steps are mandatory. Note that the power-up sequence of all channels must proceed simultaneously.

Power Ramp and Initialization Sequence



Notes:

1. Training is optional and may be done at the system architects discretion. The training sequence after ZQ_CAL Latch (Th, Sequence7~9) in Initialization Sequence is simplified recommendation and actual training sequence may vary depending on systems.

- 1) While applying power (after T_a), $\overline{\text{RESET}}$ is recommended to be LOW ($\leq 0.2 \times V_{DD2}$) and all other inputs must be between V_{ILmin} and V_{IHmax} . The device outputs remain at High-Z while $\overline{\text{RESET}}$ is held LOW.
Power supply voltage ramp requirements are provided. V_{DD1} must ramp at the same time or earlier than V_{DD2} .
 V_{DD2} must ramp at the same time or earlier than V_{DDQ} .

Voltage Ramp Conditions

After	Applicable Conditions
Ta is reached	V_{DD1} must be greater than V_{DD2}
	V_{DD2} must be greater than $V_{DDQ} - 200\text{mV}$

Notes:

1. T_a is the point when any power supply first reaches 300mV.
 2. Voltage ramp conditions apply between T_a and power-off (controlled or uncontrolled).
 3. T_b is the point at which all supply and reference voltages are within their defined ranges.
 4. Power ramp duration t_{INIT0} ($T_b - T_a$) must not exceed 20ms.
 5. The voltage difference between any of V_{SS} and V_{SSQ} pins must not exceed 100mV.
- 2) Following the completion of the voltage ramp (T_b), $\overline{\text{RESET}}$ must be maintained LOW. DQ , DMI , DQS and $\overline{DQS}$ voltage levels must be between V_{SSQ} and V_{DDQ} during voltage ramp to avoid latch-up. CKE , CK , $\overline{CK}$, $\overline{CS}$ and CA input levels must be between V_{SS} and V_{DD2} during voltage ramp to avoid latch-up.
 - 3) Beginning at T_b , $\overline{\text{RESET}}$ must remain LOW for at least t_{INIT1} (T_c), after which $\overline{\text{RESET}}$ can be de-asserted to HIGH(T_c). At least 10ns before $\overline{\text{RESET}}$ de-assertion, CKE is required to be set LOW. All other input signals are "Don't Care".
 - 4) After $\overline{\text{RESET}}$ is de-asserted (T_c), wait at least t_{INIT3} before activating CKE . Clock (CK , $\overline{CK}$) is required to be started and stabilized for t_{INIT4} before CKE goes active(T_d). CS is required to be maintained LOW when controller activates CKE .
 - 5) After setting CKE high, wait minimum of t_{INIT5} to issue any MRR or MRW commands (T_e). For both MRR and MRW commands, the clock frequency must be within the range defined for t_{CKb} . Some AC parameters (for example, t_{DQSCK}) could have relaxed timings (such as t_{DQSCKb}) before the system is appropriately configured.
 - 6) After completing all MRW commands to set the Pull-up, Pull-down and Rx termination values, the DRAM controller can issue ZQCAL Start command to the memory (T_f). This command is used to calibrate V_{OH} level and output impedance over process, voltage and temperature. In systems where more than one LPDDR4 DRAM devices share one external ZQ resistor, the controller must not overlap the ZQ calibration sequence of each LPDDR4 device. ZQ calibration sequence is completed after t_{ZQCAL} (T_g) and the ZQCAL Latch command must be issued to update the DQ drivers and $DQ+CA$ ODT to the calibrated values.
 - 7) After t_{ZQLAT} is satisfied (T_h) the command bus (internal $V_{REF}(CA)$, CS , and CA) should be trained for high-speed operation by issuing an MRW command (Command Bus Training Mode). This command is used to

calibrate the device's internal V_{REF} and align CS/CA with CK for high-speed operation. The LPDDR4 device will power-up with receivers configured for low-speed operations, and $V_{REF}(CA)$ set to a default factory setting. Normal device operation at clock speeds higher than $tCKb$ may not be possible until command bus training has been completed.

NOTE: The command bus training MRW command uses the CA bus as inputs for the calibration data stream, and outputs the results asynchronously on the DQ bus. See Command Bus Training, MRW for information on how to enter/exit the training mode.

- 8) After command bus training, DRAM controller must perform write leveling. Write leveling mode is enabled when MR2 OP[7] is high (Ti). See Mode Register Write-WR Leveling Mode, for detailed description of write leveling entry and exit sequence. In write leveling mode, the DRAM controller adjusts write DQS/ $\overline{DQS}$ timing to the point where the LPDDR4 device recognizes the start of write DQ data burst with desired write latency.
- 9) After write leveling, the DQ Bus (internal $V_{REF}(DQ)$, DQS, and DQ) should be trained for high-speed operation using the MPC training commands and by issuing MRW commands to adjust $V_{REF}(DQ)(Tj)$. The LPDDR4 device will power-up with receivers configured for low-speed operations and $V_{REF}(DQ)$ set to a default factory setting. Normal device operation at clock speeds higher than $tCKb$ should not be attempted until DQ Bus training has been completed. The MPC Read Calibration command is used together with MPC FIFO Write/Read commands to train DQ bus without disturbing the memory array contents. See DQ Bus Training section for detailed DQ Bus Training sequence.
- 10) At Tk the LPDDR4 device is ready for normal operation, and is ready to accept any valid command. Any more registers that have not previously been set up for normal operation should be written at this time.

Initialization Timing Parameters

Parameter	Value		Unit	Comment
	Min	Max		
tINIT0	-	20	ms	Maximum voltage-ramp time
tINIT1	200	-	us	Minimum $\overline{RESET}$ LOW time after completion of voltage ramp
tINIT2	10	-	ns	Minimum CKE low time before $\overline{RESET}$ high
tINIT3	2	-	ms	Minimum CKE low time after $\overline{RESET}$ high
tINIT4	5	-	tCK	Minimum stable clock before first CKE high
tINIT5	2	-	us	Minimum idle time before first MRW/MRR command
tZQCAL	1	-	us	ZQ calibration time
tZQLAT	Max(30ns, 8tCK)	-	ns	ZQCAL latch quiet time.
tCKb	Note *1,2	Note *1,2	ns	Clock cycle time during boot

Notes:

1. Min $tCKb$ guaranteed by DRAM test is 18ns.
2. The system may boot at a higher frequency than dictated by min $tCKb$. The higher boot frequency is system dependent.

Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.

1. Assert $\overline{\text{RESET}}$ below $0.2 \times V_{DD2}$ anytime when reset is needed. $\overline{\text{RESET}}$ needs to be maintained for minimum t_{PW_RESET} . CKE must be pulled LOW at least 10 ns before de-asserting $\overline{\text{RESET}}$.
2. Repeat steps 4 to 10 in "Voltage Ramp and Device Initialization" section.

Reset Timing Parameter

Parameter	Value		Unit	Comment
	Min	Max		
t_{PW_RESET}	100	-	ns	Minimum $\overline{\text{RESET}}$ low Time for Reset Initialization with stable power

Power-off Sequence

The following procedure is required to power off the device.

While powering off, CKE must be held LOW ($\leq 0.2 \times V_{DD2}$) and all other inputs must be between V_{ILmin} and V_{IHmax} . The device outputs remain at High-Z while CKE is held LOW. DQ, DMI, DQS and $\overline{\text{DQS}}$ voltage levels must be between V_{SSQ} and V_{DDQ} during voltage ramp to avoid latch-up. $\overline{\text{RESET}}$, CK, $\overline{\text{CK}}$, CS and CA input levels must be between V_{SS} and V_{DD2} during voltage ramp to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified.

Tz is the point where all power supplies are below 300mV. After TZ, the device is powered off.

Power Supply Conditions

After	Applicable Conditions
Tx and Tz	V_{DD1} must be greater than V_{DD2}
	V_{DD2} must be greater than $V_{DDQ} - 200\text{mV}$

The voltage difference between any of V_{SS} , V_{SSQ} pins must not exceed 100mV.

Uncontrolled Power-Off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power supply current capacity must be at zero, except any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300mV), the device must power off. During this period the relative voltage between power supplies is uncontrolled. V_{DD1} and V_{DD2} must decrease with a slope lower than $0.5V/\mu s$ between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

Timing Parameters Power Off

Symbol	Value		Unit	Comment
	Min	Max		
tPOFF	-	2	s	Maximum Power-off ramp item



Mode Register Definition

Mode Register Assignment and Definition in LPDDR4 SDRAM

Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.

MR#	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
0	Reserved	RFU	RFU	RZQI		RFU	Latency mode	Refresh Mode
1	RPST	nWR (for AP)			RD-PRE	WR-PRE	BL	
2	WR Lev	WLS	WL			RL		
3	DBI-WR	DBI-RD	PDDS			PPRP	WR PST	PU-CAL
4	TUF	Thermal Offset		PPRE	SR Abort	Refresh Rate		
5	LPDDR4 Manufacturer ID							
6	Revision ID-1							
7	Revision ID-2							
8	IO Width		Density				Type	
9	Vendor Specific Test Register							
10	RFU							ZQ-Reset
11	RFU	CA ODT			RFU	DQ ODT		
12	CBT Mode	VR-CA	VREF(CA)					
13	FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT
14	RFU	VR(dq)	VREF(DQ)					
15	Lower-Byte Invert Register for DQ Calibration							
16	PASR Bank Mask							
17	PASR Segment Mask							
18	DQS Oscillator Count - LSB							
19	DQS Oscillator Count - MSB							
20	Upper-Byte Invert Register for DQ Calibration							
21	RFU							
22	ODTD for x8 2ch(Byte) mode		ODTD-CA	ODTE-CS	ODTE-CK	SOC ODT		
23	DQS interval timer run time setting							
24	TRR Mode	TRR Mode BAn			Unlimited MAC	MAC Value		
25	PPR Resource							
26~29	RFU							
30	Reserved for testing – SDRAM will ignore							
31	Byte mode Vref Selection		RFU					
32	DQ Calibration Pattern “A” (default = 5AH)							
33~38	RFU							
39	Reserved for testing – SDRAM will ignore							
40	DQ Calibration Pattern “B” (default = 3CH)							

MR0 Register Information (MA[5:0] = 00H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Reserved	RFU	RFU	RZQI		RFU	Latency mode	Refresh mode

Function	Register Type	Operand	Data	Notes
Refresh mode	Read-only	OP[0]	0 _B : Both legacy & modified refresh mode supported 1 _B : Only modified refresh mode supported	
Latency mode		OP[1]	0 _B : Device supports normal latency 1 _B : Device supports byte mode latency	5,6
RZQI (Built-in Self-Test for RZQ)		OP[4:3]	00 _B : RZQ Self-Test Not Supported 01 _B : ZQ pin may connect to VSSQ or float 10 _B : ZQ-pin may short to VDDQ 11 _B : ZQ-pin Self-Test Completed, no error condition detected (ZQ-pin may not connect to VSSQ or float, nor short to VDDQ)	1,2,3,4

Notes:

- RZQI MR value, if supported, will be valid after the following sequence:
 - Completion of MPC ZQCAL Start command to either channel.
 - Completion of MPC ZQCAL Latch command to either channel then tZQLAT is satisfied.
 RZQI value will be lost after Reset.
- If the ZQ-pin is connected to VSSQ to set default calibration, OP[4:3] shall be set to 01_B. If the ZQ-pin is not connected to VSSQ, either OP[4:3] = 01_B or OP[4:3] = 10_B might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.
- In the case of possible assembly error, the LPDDR4-SDRAM device will default to factory trim settings for RON, and will ignore ZQ Calibration commands. In either case, the device may not function as intended.
- If ZQ Self-Test returns OP[4:3] = 11_B, the device has detected a resistor connected to the ZQ-pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e. 240Ω ± 1%).
- See byte mode addendum spec for byte mode latency details.
- Byte mode latency for 2Ch. x16 device is only allowed when it is stacked in a same package with byte mode device.

MR1 Register Information (MA[5:0] = 01_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RPST	nWR (for AP)			RD-PRE	WR-PRE	BL	

Function	Register Type	Operand	Data	Notes
BL (Burst Length)	Write-only	OP[1:0]	00 _B : BL=16 Sequential (default) 01 _B : BL=32 Sequential 10 _B : BL=16 or 32 Sequential (on-the-fly) All Others: Reserved	1,7
WR-PRE (WR Pre-amble Length)		OP[2]	0 _B : Reserved 1 _B : WR Pre-amble = 2*tCK	5,6
RD-PRE (RD Pre-amble Type)		OP[3]	0 _B : RD Pre-amble = Static (default) 1 _B : RD Pre-amble = Toggle	3,5,6
nWR (Write-Recovery for Auto-Pre-charge commands)		OP[6:4]	For x16 mode 000 _B : nWR = 6 (default) 001 _B : nWR = 10 010 _B : nWR = 16 011 _B : nWR = 20 100 _B : nWR = 24 101 _B : nWR = 30 110 _B : nWR = 34 111 _B : nWR = 40 For Byte (x8) mode 000 _B : nWR = 6 (default) 001 _B : nWR = 12 010 _B : nWR = 16 011 _B : nWR = 22 100 _B : nWR = 28 101 _B : nWR = 32 110 _B : nWR = 38 111 _B : nWR = 44	2,5,6
RPST (RD Post-Ambles Length)		OP[7]	0 _B : RD Post-ambles = 0.5*tCK (default) 1 _B : RD Post-ambles = 1.5*tCK	4,5,6

Notes:

1. Burst length on-the-fly can be set to either BL=16 or BL=32 by setting the "BL" bit in the command operands. See the Command Truth Table.

2. The programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Pre-charge operation after a Write burst with AP (auto-precharge) enabled.
(See section "Read and Write Latencies.")
3. For Read operations this bit must be set to select between a "toggling" pre-ambler and a "Non-toggling" Pre-ambler.
(See Read Preamble and Postamble, for a drawing of each type of pre-ambler.)
4. OP[7] provides an optional READ post-ambler with an additional rising and falling edge of DQS. The optional postamble cycle is provided for the benefit of certain memory controllers.
5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1.
Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be read from with an MRR command to this MR address.
6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1.
The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
7. Supporting the two physical registers for Burst Length: MR1 OP[1:0] as optional feature. Applications requiring support of both vendor options shall assure that both FSP-OP[0] and FSP-OP[1] are set to the same code. Refer to vendor datasheets for detail.



Burst Sequence for READ

Burst Length	Burst Type	C4	C3	C2	C1	C0	Burst Cycle Number and Burst Address Sequence																															
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16	SEQ	V	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F																
		V	0	1	0	0	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3																
		V	1	0	0	0	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7																
		V	1	1	0	0	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B																
32	SEQ	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
		0	0	1	0	0	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13
		0	1	0	0	0	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17
		0	1	1	0	0	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B
		1	0	0	0	0	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
		1	0	1	0	0	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3
		1	1	0	0	0	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7
		1	1	1	0	0	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B

Notes:

1. C0-C1 are assumed to be '0', and are not transmitted on the command bus.
2. The starting burst address is on 64-bit (4n) boundaries.

Burst Sequence for Write

Burst Length	Burst Type	C4	C3	C2	C1	C0	Burst Cycle Number and Burst Address Sequence																															
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16	SEQ	V	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F																
32	SEQ	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F

Notes:

1. C0-C1 are assumed to be '0', and are not transmitted on the command bus.
2. The starting address is on 256-bit(16n) boundaries for Burst length 16.
3. The starting address is on 512-bit(32n) boundaries for Burst length 32.
4. C2-C3 shall be set to '0' for all Write operations.



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

MR2 Register Information (MA[5:0] = 02_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
WR Lev	WLS	WL			RL		

Function	Register Type	Operand	Data	Notes
RL (Read latency)	Write-only	OP[2:0]	For x16 mode RL & nRTP for DBI-RD Disabled (MR3 OP[6]=0_B) 000_B: RL=6, nRTP = 8 (Default) 001_B: RL=10, nRTP = 8 010_B: RL=14, nRTP = 8 011_B: RL=20, nRTP = 8 100_B: RL=24, nRTP = 10 101_B: RL=28, nRTP = 12 110_B: RL=32, nRTP = 14 111_B: RL=36, nRTP = 16 RL & nRTP for DBI-RD Enabled (MR3 OP[6]=1_B) 000_B: RL=6, nRTP = 8 001_B: RL=12, nRTP = 8 010_B: RL=16, nRTP = 8 011_B: RL=22, nRTP = 8 100_B: RL=28, nRTP = 10 101_B: RL=32, nRTP = 12 110_B: RL=36, nRTP = 14 111_B: RL=40, nRTP = 16 For Byte (x8) mode RL & nRTP for DBI-RD Disabled (MR3 OP[6]=0_B) 000_B: RL=6, nRTP = 8 (Default) 001_B: RL=10, nRTP = 8 010_B: RL=16, nRTP = 8 011_B: RL=22, nRTP = 8 100_B: RL=26, nRTP = 10 101_B: RL=32, nRTP = 12 110_B: RL=36, nRTP = 14 111_B: RL=40, nRTP = 16 RL & nRTP for DBI-RD Enabled (MR3 OP[6]=1_B) 000_B: RL=6, nRTP = 8 001_B: RL=12, nRTP = 8 010_B: RL=18, nRTP = 8 011_B: RL=24, nRTP = 8 100_B: RL=30, nRTP = 10 101_B: RL=36, nRTP = 12 110_B: RL=40, nRTP = 14 111_B: RL=44, nRTP = 16	1,3,4



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Function	Register Type	Operand	Data		Notes
WL (Write latency)		OP[5:3]	For x16 mode WL Set "A" (MR2 OP[6]=0 _B) 000 _B : WL=4 (Default) 001 _B : WL=6 010 _B : WL=8 011 _B : WL=10 100 _B : WL=12 101 _B : WL=14 110 _B : WL=16 111 _B : WL=18 WL Set "B" (MR2 OP[6]=1 _B) 000 _B : WL=4 001 _B : WL=8 010 _B : WL=12 011 _B : WL=18 100 _B : WL=22 101 _B : WL=26 110 _B : WL=30 111 _B : WL=34	For Byte (x8) mode WL Set "A" (MR2 OP[6]=0 _B) 000 _B : WL=4 (Default) 001 _B : WL=6 010 _B : WL=8 011 _B : WL=10 100 _B : WL=12 101 _B : WL=14 110 _B : WL=16 111 _B : WL=18 WL Set "B" (MR2 OP[6]=1 _B) 000 _B : WL=4 001 _B : WL=8 010 _B : WL=12 011 _B : WL=18 100 _B : WL=22 101 _B : WL=26 110 _B : WL=30 111 _B : WL=34	1,3,4
WLS (Write Latency Set)		OP[6]	0 _B : WL Set "A" (default) 1 _B : WL Set "B"		1,3,4
WR LEV (Write Leveling)		OP[7]	0 _B : Disabled (default) 1 _B : Enabled		2

Notes:

1. See "Read and Write Latencies" for detail.
2. After a MRW to set the Write Leveling Enable bit (OP[7]=1_B), the LPDDR4-SDRAM device remains in the MRW state until another MRW command clears the bit (OP[7]=0_B). No other commands are allowed until the Write Leveling Enable bit is cleared.
3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
4. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

MR3 Register Information (MA[5:0] = 03_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DBI-WR	DBI-RD	PDDS			PPRP	WR PST	PU-CAL

Function	Register Type	Operand	Data	Notes
PU-Cal (Pull-up Calibration Point)	Write-only	OP[0]	0 _B : VDDQ*0.6 1 _B : VDDQ*0.5 (default)	1,4
WR PST (WR Post-Amble Length)		OP[1]	0 _B : WR Post-amble = 0.5*tCK (default) 1 _B : WR Post-amble = 1.5*tCK (Vendor specific function)	2,3,5
Post Package Repair Protection		OP[2]	0 _B : PPR protection disabled (default) 1 _B : PPR protection enabled	6,7
PDDS (Pull-Down Drive Strength)		OP[5:3]	000 _B : RFU 001 _B : RZQ/1 010 _B : RZQ/2 011 _B : RZQ/3 100 _B : RZQ/4 101 _B : RZQ/5 110 _B : RZQ/6 (default) 111 _B : Reserved	1,2,3
DBI-RD (DBI-Read Enable)		OP[6]	0 _B : Disabled (default) 1 _B : Enabled	2,3
DBI-WR (DBI-Write Enable)		OP[7]	0 _B : Disabled (default) 1 _B : Enabled	2,3

Notes:

1. All values are "typical". The actual value after calibration will be within the specified tolerance for a given volt-age and temperature. Re-calibration may be required as voltage and temperature vary.
2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address
3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
4. For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command.
5. Refer to the supplier data sheet for vender specific function. 1.5*tCK apply > 1.6GHz clock..
6. If MR3 OP[2] is set to 1b then PPR protection mode is enabled. The PPR Protection bit is a sticky bit and can only be set to 0b by a power on reset. MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to MR4 OP[4].
7. For this function, please confirm with NTC.

MR4 Register Information (MA[5:0] = 04_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
TUF	Thermal Offset		PPRE	SR Abort	Refresh Rate		

Function	Register Type	Operand	Data	Notes
Refresh Rate	Read	OP[2:0]	000 _B : SDRAM Low temperature operating limit exceeded 001 _B : 4x refresh 010 _B : 2x refresh 011 _B : 1x refresh (default) 100 _B : 0.5x refresh 101 _B : 0.25x refresh, no de-rating 110 _B : 0.25x refresh, with de-rating 111 _B : SDRAM High temperature operating limit exceeded	1,2,3,4, 7,8,9
SR Abort (Self Refresh Abort)	Write	OP[3]	0 _B : Disable (default) 1 _B : Enable	9,11
PPRE (Post-package repair entry/exit)	Write	OP[4]	0 _B : Exit PPR mode (default) 1 _B : Enter PPR mode	5,9,12
Thermal Offset (Vender Specific Function)	Write	OP[6:5]	00 _B : No offset, 0~5°C gradient (default) 01 _B : 5°C offset, 5~10°C gradient 10 _B : 10°C offset, 10~15°C gradient 11 _B : Reserved	10
TUF (Temperature Update Flag)	Read	OP[7]	0 _B : No change in OP[2:0] since last MR4 read (default) 1 _B : Change in OP[2:0] since last MR4 read	6,7,8

Notes:

- The refresh rate for each MR4-OP[2:0] setting applies to tREFI, tREFIpb, and tREFW. OP[2:0]=011_B corresponds to a device temperature of 85°C. Other values require either a longer (2x, 4x) refresh interval at lower temperatures, or a shorter (0.5x, 0.25x) refresh interval at higher temperatures. If OP[2]=1_B, the device temperature is greater than 85°C.
- At higher temperatures (>85°C), AC timing derating may be required. If derating is required the LPDDR4-SDRAM will set OP[2:0]=110_B. See derating timing requirements.
- DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.
- The device may not operate properly when OP[2:0]=000_B or 111_B.
- Post-package repair can be entered or exited by writing to OP[4].
- When OP[7]=1, the refresh rate reported in OP[2:0] has changed since the last MR4 read. A mode register read from MR4 will reset OP[7] to '0'.
- OP[7]=0 at power-up. OP[2:0] bits are valid after initialization sequence(Te)

8. See the section on "Temperature Sensor" for information on the recommended frequency of reading MR4.
9. OP[6:3] bits that can be written in this register. All other bits will be ignored by the DRAM during a MRW to this register.
10. Refer to the supplier data sheet for vender specific function.
11. Self refresh abort feature is available for higher density devices starting with 12Gb device.
12. For this function, please confirm with NTC.

MR5 Register Information (MA[5:0] = 05_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Manufacturer ID							

Function	Register Type	Operand	Data	Notes
Manufacturer ID	Read-only	OP[7:0]	0000 0101B: Nanya All Others: Reserved	

MR6 Register Information (MA[5:0] = 06_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Revision ID-1							

Function	Register Type	Operand	Data	Notes
Revision ID-1	Read-only	OP[7:0]	0000 0000B: A-die All Others: Reserved	1

Notes:

- MR6 is vendor specific.

MR7 Register Information (MA[5:0] = 07_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Revision ID-2							

Function	Register Type	Operand	Data	Notes
Revision ID-2	Read-only	OP[7:0]	0100 0000B: A Version All Others: Reserved	1

Notes:

- MR7 is vendor specific.

MR8 Register Information (MA[5:0] = 08H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
IO Width		Density				Type	

Function	Register Type	Operand	Data	Notes
Type	Read-only	OP[1:0]	00B: S16 SDRAM (16n pre-fetch) All Others: Reserved	
Density		OP[5:2]	0000B: 4Gb dual channel die/2Gb single channel die 0001B: 6Gb dual channel die/3Gb single channel die 0010B: 8Gb dual channel die/4Gb single channel die 0011B: 12Gb dual channel die/6Gb single channel die 0100B: 16Gb dual channel die/8Gb single channel die 0101B: 24Gb dual channel die/12Gb single channel die 0110B: 32Gb dual channel die/16Gb single channel die 1100B: 2Gb dual channel die/1Gb single channel die All Others: Reserved	
IO Width		OP[7:6]	00B: x16 (per channel) All Others: Reserved	

MR9 Register Information (MA[5:0] = 09H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Vendor Specific Test Register							

Notes:

1. Only 00H should be written to this register.

MR10 Register Information (MA[5:0] = 0AH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU							ZQ-Reset

Function	Register Type	Operand	Data	Notes
ZQ-Reset	Write-only	OP[0]	0B: Normal Operation (Default) 1B: ZQ Reset	1,2

Notes:

1. ZQCal Timing Parameters for calibration latency and timing.
2. If the ZQ-pin is connected to V_{DDQ} through R_{ZQ}, either the ZQ calibration function or default calibration (via ZQ-Reset) is supported. If the ZQ-pin is connected to V_{SS}, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.

**MR11 Register Information (MA[5:0] = 0B_H)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	CA ODT			RFU	DQ ODT		

Function	Register Type	Operand	Data	Notes
DQ ODT (DQ Bus Receiver On-Die-Termination)	Write-only	OP[2:0]	000 _B : Disable (Default) 001 _B : RZQ/1 010 _B : RZQ/2 011 _B : RZQ/3 100 _B : RZQ/4 101 _B : RZQ/5 110 _B : RZQ/6 111 _B : RFU	1,2,3
CA ODT (CA Bus Receiver On-Die-Termination)		OP[6:4]	000 _B : Disable (Default) 001 _B : RZQ/1 010 _B : RZQ/2 011 _B : RZQ/3 100 _B : RZQ/4 101 _B : RZQ/5 110 _B : RZQ/6 111 _B : RFU	1,2,3

Notes:

1. All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature.
Re-calibration may be required as voltage and temperature vary.
2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

MR12 Register Information (MA[5:0] = 0CH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
CBT Mode	VR-CA	VREF(CA)					

Function	Register Type	Operand	Data	Notes
VREF(CA) (VREF(CA) Setting)	Read/ Write	OP[5:0]	000000 _B : -- Thru -- 110010 _B : See table below All Others: Reserved	1,2,3, 5,6
VR-CA (VREF(CA) Range)		OP[6]	0 _B : VREF(CA) Range[0] enabled 1 _B : VREF(CA) Range[1] enabled (default)	1,2,4, 5,6
CBT Mode		OP[7]	0 _B : Mode1(Default) 1 _B : Mode2	7

Notes:

1. This register controls the $V_{REF}(CA)$ levels. Refer to VREF Settings for Range[0] and Range[1] for actual voltage of $V_{REF}(CA)$.
2. A read to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.
3. A write to OP[5:0] sets the internal $V_{REF}(CA)$ level for FSP[0] when MR13 OP[6]=0_B, or sets the internal $V_{REF}(CA)$ level for FSP[1] when MR13 OP[6]=1_B. The time required for $V_{REF}(CA)$ to reach the set level depends on the step size from the current level to the new level. See the section on $V_{REF}(CA)$ training for more information.
4. A write to OP[6] switches the LPDDR4-SDRAM between two internal $V_{REF}(CA)$ ranges. The range (Range[0] or Range[1]) must be selected when setting the $V_{REF}(CA)$ register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
7. This field can be activated in only Byte Mode: x8. Device.



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

V_{REF} Settings for Range[0] and Range[1]

Function	Operand	Range[0] Values (% of V _{DDQ})		Range[1] Values (% of V _{DDQ})		Notes
V _{REF} Settings for MR12	OP[5:0]	000000 _B : 15.0%	011010 _B : 30.5%	000000 _B : 32.9%	011010 _B : 48.5%	1,2,3
		000001 _B : 15.6%	011011 _B : 31.1%	000001 _B : 33.5%	011011 _B : 49.1%	
		000010 _B : 16.2%	011100 _B : 31.7%	000010 _B : 34.1%	011100 _B : 49.7%	
		000011 _B : 16.8%	011101 _B : 32.3%	000011 _B : 34.7%	011101 _B : 50.3% (Default)	
		000100 _B : 17.4%	011110 _B : 32.9%	000100 _B : 35.3%	011110 _B : 50.9%	
		000101 _B : 18.0%	011111 _B : 33.5%	000101 _B : 35.9%	011111 _B : 51.5%	
		000110 _B : 18.6%	100000 _B : 34.1%	000110 _B : 36.5%	100000 _B : 52.1%	
		000111 _B : 19.2%	100001 _B : 34.7%	000111 _B : 37.1%	100001 _B : 52.7%	
		001000 _B : 19.8%	100010 _B : 35.3%	001000 _B : 37.7%	100010 _B : 53.3%	
		001001 _B : 20.4%	100011 _B : 35.9%	001001 _B : 38.3%	100011 _B : 53.9%	
		001010 _B : 21.0%	100100 _B : 36.5%	001010 _B : 38.9%	100100 _B : 54.5%	
		001011 _B : 21.6%	100101 _B : 37.1%	001011 _B : 39.5%	100101 _B : 55.1%	
		001100 _B : 22.2%	100110 _B : 37.7%	001100 _B : 40.1%	100110 _B : 55.7%	
		001101 _B : 22.8%	100111 _B : 38.3%	001101 _B : 40.7%	100111 _B : 56.3%	
		001110 _B : 23.4%	101000 _B : 38.9%	001110 _B : 41.3%	101000 _B : 56.9%	
		001111 _B : 24.0%	101001 _B : 39.5%	001111 _B : 41.9%	101001 _B : 57.5%	
		010000 _B : 24.6%	101010 _B : 40.1%	010000 _B : 42.5%	101010 _B : 58.1%	
		010001 _B : 25.1%	101011 _B : 40.7%	010001 _B : 43.1%	101011 _B : 58.7%	
		010010 _B : 25.7%	101100 _B : 41.3%	010010 _B : 43.7%	101100 _B : 59.3%	
		010011 _B : 26.3%	101101 _B : 41.9%	010011 _B : 44.3%	101101 _B : 59.9%	
		010100 _B : 26.9%	101110 _B : 42.5%	010100 _B : 44.9%	101110 _B : 60.5%	
		010101 _B : 27.5%	101111 _B : 43.1%	010101 _B : 45.5%	101111 _B : 61.1%	
		010110 _B : 28.1%	110000 _B : 43.7%	010110 _B : 46.1%	110000 _B : 61.7%	
		010111 _B : 28.7%	110001 _B : 44.3%	010111 _B : 46.7%	110001 _B : 62.3%	
		011000 _B : 29.3%	110010 _B : 44.9%	011000 _B : 47.3%	110010 _B : 62.9%	
		011001 _B : 29.9%	All Others: Reserved	011001 _B : 47.9%	All Others: Reserved	

Notes:

1. These values may be used for MR12 OP[5:0] to set the V_{REF}(CA) levels in the LPDDR4-SDRAM.
2. The range may be selected in the MR12 register by setting OP[6] appropriately.
3. The MR12 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high-frequency setting which may use different terminations values.

MR13 Register Information (MA[5:0] = 0D_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT

Function	Register Type	Operand	Data	Notes
CBT (Command Bus Training)	Write-only	OP[0]	0 _B : Normal Operation (default) 1 _B : Command Bus Training Mode Enabled	1
RPT (Read Preamble Training Mode)		OP[1]	0 _B : Disable (default) 1 _B : Enable	
VRO (VREF Output)		OP[2]	0 _B : Normal operation (default) 1 _B : Output the V _{REF} (CA) and V _{REF} (DQ) values on DQ bits	2
VRCG (VREF Current Generator)		OP[3]	0 _B : Normal Operation (default) 1 _B : VREF Fast Response (high current) mode	3
RRO (Refresh rate option)		OP[4]	0 _B : Disable codes 001 and 010 in MR4 OP[2:0] 1 _B : Enable all codes in MR4 OP[2:0]	4, 5
DMD (Data Mask Disable)		OP[5]	0 _B : Data Mask Operation Enabled (default) 1 _B : Data Mask Operation Disabled	6
FSP-WR (Frequency Set Point Write Enable)		OP[6]	0 _B : Frequency-Set-Point[0] (default) 1 _B : Frequency-Set-Point [1]	7
FSP-OP (Frequency Set Point Operation Mode)		OP[7]	0 _B : Frequency-Set-Point[0] (default) 1 _B : Frequency-Set-Point [1]	8

Notes:

1. A write to set OP[0]=1 causes the LPDDR4-SDRAM to enter the Command Bus Training mode. When OP[0]=1 and CKE goes LOW, commands are ignored and the contents of CA[5:0] are mapped to the DQ bus. CKE must be brought HIGH before doing a MRW to clear this bit (OP[0]=0) and return to normal operation. See the Command Bus Training section for more information.
2. When set, the LPDDR4-SDRAM will output the V_{REF}(CA) and V_{REF} (DQ) voltages on DQ pins. Only the “active” frequency-set-point, as defined by MR13 OP[7], will be output on the DQ pins. This function allows an external test system to measure the internal V_{REF} levels. The DQ pins used for V_{REF} output are vendor specific.
3. When OP[3]=1, the V_{REF} circuit uses a high-current mode to improve V_{REF} settling time.
4. MR13 OP4 RRO bit is valid only when MR0 OP0 = 1. For LPDDR4 devices with MR0 OP0 = 0, MR4 OP[2:0] bits are not dependent on MR13 OP4.
5. When OP[4] = 0, only 001_B and 010_B in MR4 OP[2:0] are disabled. LPDDR4 devices must report 011_B instead of 001_B or 010_B in this case. Controller should follow the refresh mode reported by MR4 OP[2:0], regardless of RRO setting. TCSR function does not depend on RRO setting.

6. When enabled (OP[5]=0_B) data masking is enabled for the device. When disabled (OP[5]=1_B), masked write command is illegal. See LPDDR4 Data Mask (DM) and Data Bus Inversion (DBI_{dc}) Function.
7. FSP-WR determines which frequency-set-point registers are accessed with MRW commands for the following functions such as V_{REF}(CA) Setting, V_{REF}(CA) Range, V_{REF}(DQ) Setting, V_{REF}(DQ) Range. For more information, refer to “Frequency Set Point”.
8. FSP-OP determines which frequency-set-point register values are currently used to specify device operation for the following functions such as V_{REF}(CA) Setting, V_{REF}(CA) Range, V_{REF}(DQ) Setting, V_{REF}(DQ) Range. For more information, refer to “Frequency Set Point section”.

MR14 Register Information (MA[5:0] = 0EH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	VR(DQ)	VREF(DQ)					

Function	Register Type	Operand	Data	Notes
V _{REF} (DQ) (V _{REF} (DQ) Setting)	Read/ Write	OP[5:0]	000000 _B : -- Thru -- 110010 _B : See table below All Others: Reserved	1,2,3, 5,6
VR(dq) (V _{REF} (DQ) Range)		OP[6]	0 _B : V _{REF} (DQ) Range[0] enabled 1 _B : V _{REF} (DQ) Range[1] enabled (default)	1,2,4, 5,6

Notes:

1. This register controls the V_{REF}(DQ) levels for Frequency-Set-Point[1:0]. Values from either VR(DQ)[0] or VR(dq)[1] may be selected by setting OP[6] appropriately.
2. A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.
3. A write to OP[5:0] sets the internal V_{REF}(DQ) level for FSP[0] when MR13 OP[6]=0_B, or sets FSP[1] when MR13 OP[6]=1_B. The time required for V_{REF}(DQ) to reach the set level depends on the step size from the current level to the new level. See the section on V_{REF}(DQ) training for more information.
4. A write to OP[6] switches the LPDDR4-SDRAM between two internal V_{REF}(DQ) ranges. The range (Range[0] or Range[1]) must be selected when setting the V_{REF}(DQ) register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

V_{REF} Settings for Range[0] and Range[1]

Function	Operand	Range[0] Values (% of V _{DDQ})		Range[1] Values (% of V _{DDQ})		Notes
V _{REF} Settings for MR14	OP[5:0]	000000B: 15.0%	011010B: 30.5%	000000B: 32.9%	011010B: 48.5%	1,2,3
		000001B: 15.6%	011011B: 31.1%	000001B: 33.5%	011011B: 49.1%	
		000010B: 16.2%	011100B: 31.7%	000010B: 34.1%	011100B: 49.7%	
		000011B: 16.8%	011101B: 32.3%	000011B: 34.7%	011101B: 50.3% (Default)	
		000100B: 17.4%	011110B: 32.9%	000100B: 35.3%	011110B: 50.9%	
		000101B: 18.0%	011111B: 33.5%	000101B: 35.9%	011111B: 51.5%	
		000110B: 18.6%	100000B: 34.1%	000110B: 36.5%	100000B: 52.1%	
		000111B: 19.2%	100001B: 34.7%	000111B: 37.1%	100001B: 52.7%	
		001000B: 19.8%	100010B: 35.3%	001000B: 37.7%	100010B: 53.3%	
		001001B: 20.4%	100011B: 35.9%	001001B: 38.3%	100011B: 53.9%	
		001010B: 21.0%	100100B: 36.5%	001010B: 38.9%	100100B: 54.5%	
		001011B: 21.6%	100101B: 37.1%	001011B: 39.5%	100101B: 55.1%	
		001100B: 22.2%	100110B: 37.7%	001100B: 40.1%	100110B: 55.7%	
		001101B: 22.8%	100111B: 38.3%	001101B: 40.7%	100111B: 56.3%	
		001110B: 23.4%	101000B: 38.9%	001110B: 41.3%	101000B: 56.9%	
		001111B: 24.0%	101001B: 39.5%	001111B: 41.9%	101001B: 57.5%	
		010000B: 24.6%	101010B: 40.1%	010000B: 42.5%	101010B: 58.1%	
		010001B: 25.1%	101011B: 40.7%	010001B: 43.1%	101011B: 58.7%	
		010010B: 25.7%	101100B: 41.3%	010010B: 43.7%	101100B: 59.3%	
		010011B: 26.3%	101101B: 41.9%	010011B: 44.3%	101101B: 59.9%	
		010100B: 26.9%	101110B: 42.5%	010100B: 44.9%	101110B: 60.5%	
		010101B: 27.5%	101111B: 43.1%	010101B: 45.5%	101111B: 61.1%	
		010110B: 28.1%	110000B: 43.7%	010110B: 46.1%	110000B: 61.7%	
		010111B: 28.7%	110001B: 44.3%	010111B: 46.7%	110001B: 62.3%	
		011000B: 29.3%	110010B: 44.9%	011000B: 47.3%	110010B: 62.9%	
		011001B: 29.9%	All Others: Reserved	011001B: 47.9%	All Others: Reserved	

Notes:

1. These values may be used for MR14 OP[5:0] to set the V_{REF}(DQ) levels in the LPDDR4-SDRAM.
2. The range may be selected in the MR14 register by setting OP[6] appropriately.
3. The MR14 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high frequency setting which may use different terminations values.

MR15 Register Information (MA[5:0] = 0F_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Lower-Byte Invert Register for DQ Calibration							

Function	Register Type	Operand	Data	Notes
Lower-Byte Invert for DQ Calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane: 0_B: Do not invert 1_B: Invert the DQ Calibration patterns in MR32 and MR40 Default value for OP[7:0]=55_H	1,2,3

Notes:

- This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example:
If MR15 OP[7:0]=00010101_B, then the DQ Calibration patterns transmitted on DQ[7,6,5,3,1] will not be inverted, but the DQ Calibration patterns transmitted on DQ[4,2,0] will be inverted.
- DMI[0] is not inverted, and always transmits the "true" data contained in MR32/MR40.
- No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

MR15 Invert Register Pin Mapping

PIN	DQ0	DQ1	DQ2	DQ3	DMI0	DQ4	DQ5	DQ6	DQ7
MR15	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

MR16 Register Information (MA[5:0] = 10_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
PASR Bank Mask							

Function	Register Type	Operand	Data	Notes
Bank[7:0] Mask	Write-only	OP[7:0]	0 _B : Bank Refresh enabled (default) : Unmasked 1 _B : Bank Refresh disabled : Masked	1

OP[n]	Bank Mask	8-Bank SDRAM
0	xxxxxxx1	Bank 0
1	xxxxxx1x	Bank 1
2	xxxxx1xx	Bank 2
3	xxxx1xxx	Bank 3
4	xxx1xxxx	Bank 4
5	xx1xxxxx	Bank 5
6	x1xxxxxx	Bank 6
7	1xxxxxxx	Bank 7

Notes:

- When a mask bit is asserted (OP[n]=1), refresh to that bank is disabled.
- PASR bank-masking is on a per-channel basis. The two channels on the die may have different bank masking in dual channel devices.



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

MR17 Register Information (MA[5:0] = 11_H) for x16 mode

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
PASR Segment Mask							

Function	Register Type	Operand	Data	Notes
PASR Segment Mask	Write-only	OP[7:0]	0 _B : Segment Refresh enabled (default) 1 _B : Segment Refresh disabled	

Segment	OP[n]	Segment Mask	1Gb per channel	2Gb per channel	3Gb per channel	4Gb per channel	6Gb per channel	8Gb per channel	12Gb per channel	16Gb per channel
			R12:R10	R13:R11	R14:R12	R14:R12	R15:R13	R15:R13	R16:R14	R16:R14
0	0	xxxxxx1	000 _B							
1	1	xxxxxx1x	001 _B							
2	2	xxxxx1xx	010 _B							
3	3	xxxx1xxx	011 _B							
4	4	xxx1xxxx	100 _B							
5	5	xx1xxxxx	101 _B							
6	6	x1xxxxxx	110 _B	110 _B	Not Allowed	110 _B	Not Allowed	110 _B	Not Allowed	110 _B
7	7	1xxxxxxx	111 _B	111 _B		111 _B		111 _B		111 _B

Notes:

1. This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.
2. PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking in dual channel devices.
3. For 3Gb, 6Gb, and 12Gb densities, OP[7:6] must always be LOW (=00_B).



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

MR17 Register Information (MA[5:0] = 11_H) for Byte mode (x8_2ch)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
PASR Segment Mask							

Function	Register Type	Operand	Data	Notes
PASR Segment Mask	Write-only	OP[7:0]	0 _B : Segment Refresh enabled (default) 1 _B : Segment Refresh disabled	

Segment	OP[n]	Segment Mask	1Gb per channel	2Gb per channel	3Gb per channel	4Gb per channel	6Gb per channel	8Gb per channel	12Gb per channel	16Gb per channel
			R13:R11	R14:R12	R15:R13	R15:R13	R16:R14	R16:R14	R17:R15	R17:R15
0	0	xxxxxx1	000 _B							
1	1	xxxxxx1x	001 _B							
2	2	xxxxx1xx	010 _B							
3	3	xxxx1xxx	011 _B							
4	4	xxx1xxxx	100 _B							
5	5	xx1xxxxx	101 _B							
6	6	x1xxxxxx	110 _B	110 _B	Not Allowed	110 _B	Not Allowed	110 _B	Not Allowed	110 _B
7	7	1xxxxxxx	111 _B	111 _B		111 _B		111 _B		111 _B

Notes:

1. This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.
2. PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking.
3. For 3Gb, 6Gb, and 12Gb densities, OP[7:6] must always be LOW (=00_B).

MR18 Register Information (MA[5:0] = 12_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQS Oscillator Count - LSB							

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0 - 255 LSB DRAM DQS Oscillator Count	1,2,3

Notes:

- MR18 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

MR19 Register Information (MA[5:0] = 13_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQS Oscillator Count - MSB							

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0-255 MSB DRAM DQS Oscillator Count	1,2,3

Notes:

- MR19 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

MR20 Register Information (MA[5:0] = 14_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Upper-Byte Invert Register for DQ Calibration							

Function	Register Type	Operand	Data	Notes
Upper-Byte Invert for DQ Calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane: 0_B: Do not invert 1_B: Invert the DQ Calibration patterns in MR32 and MR40 Default value for OP[7:0] = 55_H	1,2

Notes:

- This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example:
If MR20 OP[7:0]=00010101_B, then the DQ Calibration patterns transmitted on DQ[15,14,13,11,9] will not be inverted, but the DQ Calibration patterns transmitted on DQ[12,10,8] will be inverted.
- DMI[1] is not inverted, and always transmits the "true" data contained in MR32/MR40.
- No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

MR20 Invert Register Pin Mapping

PIN	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR20	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

MR22 Register Information (MA[5:0] = 16H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
ODTD for x8_2ch(Byte) mode		ODTD-CA	ODTE-CS	ODTE-CK	SOC ODT		

Function	Register Type	Operand	Data	Notes
SOC ODT (Controller ODT Value for VOH calibration)	Write-only	OP[2:0]	000B: Disable (Default) 001B: RZQ/1(illegal if MR3 OP[0] = 0B) 010B: RZQ/2 011B: RZQ/3(illegal if MR3 OP[0] = 0B) 100B: RZQ/4 101B: RZQ/5(illegal if MR3 OP[0] = 0B) 110B: RZQ/6(illegal if MR3 OP[0] = 0B) 111B: RFU	1,2,3
ODTE-CK (CK ODT enabled for non terminating rank)		OP[3]	ODT bond PAD is ignored 0B: ODT-CK Enabled (Default) 1B: ODT-CK Disabled	2,3,4
ODTE-CS (CS ODT enable for non terminating rank)		OP[4]	ODT bond PAD is ignored 0B: ODT-CS Enabled (Default) 1B: ODT-CS Disabled	2,3,4
ODTD-CA (CA ODT termination disable)		OP[5]	ODT bond PAD is ignored 0B: ODT-CA Enabled (Default) 1B: ODT-CA Disabled	2,3,4
X8ODTD[7:0] (CA/CK ODT termination disable, [7:0] Byte select)		OP[6]	Byte mode device x8 2ch only, lower [7:0] Byte selected Device 0B: ODT-CS/CA/CLK follows MR11 OP[6:4] and MR22 OP[5:3] (default) 1B: ODT-CS/CA/CLK Disabled	4
X8ODTD[15:8] (CA/CK ODT termination disable, [15:8] Byte select)		OP[7]	Byte mode device x8 2ch only, upper [15:8] Byte selected Device 0B: ODT-CS/CA/CLK follows MR11 OP[6:4] and MR22 OP[5:3] (default) 1B: ODT-CS/CA/CLK Disabled	4

Notes:

1. All values are "typical".
2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR

address, or read from with an MRR command to this address.

- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- The ODT_CA pin is ignored by LPDDR4X devices. The ODT_CA pin shall be connected to either V_{DD2} or V_{SS}. CA/ CS/ CK ODT is fully controlled through MR11 and MR22. Before enabling CA termination via MR11, all ranks should have appropriate MR22 termination settings programmed.

LPDDR4X Byte Mode Device (MR11 OP[6:4] ≠ 000B Case)

MR22	ODTD Byte mode		ODT CA	ODT CS	ODT CK	ODT PAD Ignore					
	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	CA		CS		CK	
						Lower Byte	Upper Byte	Lower Byte	Upper Byte	Lower Byte	Upper Byte
LP4X	0	0	0	0	0	T	T	T	T	T	T
	0	0	0	0	1	T	T	T	T		
	0	0	0	1	0	T	T			T	T
	0	0	0	1	1	T	T				
	0	0	1	0	0			T	T	T	T
	0	0	1	0	1			T	T		
	0	0	1	1	0					T	T
	0	0	1	1	1						
	0	1	0	0	0		T		T		T
	0	1	0	0	1		T		T		
	0	1	0	1	0		T				T
	0	1	0	1	1		T				
	0	1	1	0	0				T		T
	0	1	1	0	1				T		
	0	1	1	1	0						T
	0	1	1	1	1						
	1	0	0	0	0	T		T		T	
	1	0	0	0	1	T		T			
	1	0	0	1	0	T				T	
	1	0	0	1	1	T					
	1	0	1	0	0			T		T	
	1	0	1	0	1			T			
	1	0	1	1	0					T	
	1	0	1	1	1						

Notes:

- T means “terminated” condition. Blank is “unterminated”



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

MR23 Register Information (MA[5:0] = 17_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQS interval timer run time setting							

Function	Register Type	Operand	Data	Notes
DQS interval timer run time	Write-only	OP[7:0]	00000000 _B : DQS interval timer stop via MPC Command (Default) 00000001 _B : DQS timer stops automatically at 16 th clocks after timer start 00000010 _B : DQS timer stops automatically at 32 nd clocks after timer start 00000011 _B : DQS timer stops automatically at 48 th clocks after timer start 00000100 _B : DQS timer stops automatically at 64 th clocks after timer start ----- Thru ----- 00111111 _B : DQS timer stops automatically at (63X16) th clocks after timer start 01XXXXXX _B : DQS timer stops automatically at 2048 th clocks after timer start 10XXXXXX _B : DQS timer stops automatically at 4096 th clocks after timer start 11XXXXXX _B : DQS timer stops automatically at 8192 nd clocks after timer start	1, 2

Notes:

1. MPC command with OP[6:0]=1001101_B (Stop DQS Interval Oscillator) stops DQS interval timer in case of MR23 OP[7:0] = 00000000_B.
2. MPC command with OP[6:0]=1001101_B (Stop DQS Interval Oscillator) is illegal with non-zero values in MR23 OP[7:0].



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

MR24 Register Information (MA[5:0] = 18_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
TRR Mode	TRR Mode BAn			Unlimited MAC	MAC Value		

Function	Register Type	Operand	Data	Notes
MAC Value	Read-only	OP[2:0]	000 _B : Unknown when bit OP3=0 (Note 1) Unlimited when bit OP3=1 (Note 2) 001 _B : 700K 010 _B : 600K 011 _B : 500K 100 _B : 400K 101 _B : 300K 110 _B : 200K 111 _B : Reserved	
Unlimited MAC		OP[3]	0 _B : OP[2:0] define MAC value 1 _B : Unlimited MAC value (Note 2, Note 3)	
TRR Mode BAn	Write-only	OP[6:4]	000 _B : Bank 0 001 _B : Bank 1 010 _B : Bank 2 011 _B : Bank 3 100 _B : Bank 4 101 _B : Bank 5 110 _B : Bank 6 111 _B : Bank 7	
TRR Mode		OP[7]	0 _B : Disabled (default) 1 _B : Enabled	

Notes:

1. Unknown means that the device is not tested for tMAC and pass/fail value in unknown.
2. There is no restriction to number of activates.
3. MR24 OP [2:0] is set to zero.

MR25 Register Information (MA[5:0] = 19_H)

Mode Register 25 contains one bit of readout per bank indicating that at least one resource is available for Post Package Repair programming.

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Bank7	Bank6	Bank5	Bank4	Bank3	Bank2	Bank1	Bank0

Function	Register Type	Operand	Data	Notes
PPR Resource	Read-only	OP[7:0]	0 _B : PPR Resource is not available 1 _B : PPR Resource is available	1

1. For this function, please confirm with NTC.

MR30 Register Information (MA[5:0] = 1E_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Valid 0 or 1							

Function	Register Type	Operand	Data	Notes
SDRAM will ignore	Write-only	OP[7:0]	Don't care	

Notes:

1. This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command..

MR31 Register Information (MA[5:0] = 1F_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Bytemode Vref Selection		RFU					

Function	Register Type	Operand	Data	Notes
Bytemode Vref Selection- Lower Byte	Write-only	OP[6]	0B: x16 device and no Byte mode selection(Default) 1B: Disable to update MR12/MR14 for lower byte	1,2,3
Bytemode Vref Selection- Upper Byte		OP[7]	0B: x16 device and no Byte mode selection(Default) 1B: Disable to update MR12/MR14 for upper byte	1,2,3

Notes:

1. The byte mode Vref selection is optional. Please consult with vendors for the availability to support feature.
2. When Byte mode Vref selection is applied, the non-targeted byte is required to disable to update VrefCA and VrefDQ setting, assigned in MR12 and MR14 OP[6:0], for the other targeted byte.
 - In order to update MR12/MR14 setting only for upper byte, it is required to disable byte mode selection on lower byte, as applying MR31 OP[7:6] = 01_B.
 - In order to update MR12/MR14 setting only for lower byte, it is required to disable byte mode selection on upper byte, as applying MR31 OP[7:6] = 10_B.
 - When OP[7:6] = 00_B is applied, both lower byte and upper byte will be updated.
3. When the configuration is not composed of byte mode device, MR31 OP[7:6] shall be the default value, 00_B.

MR32 Register Information (MA[5:0] = 20_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQ Calibration Pattern "A" (default = 5A _H)							

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write	OP[7:0]	X _B : An MPC command with OP[6:0]= 1000011 _B causes the device to return the DQ Calibration Pattern contained in this register and (followed by) the contents of MR40. A default pattern "5A _H " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. The contents of MR15 and MR20 will invert the data pattern for a given DQ (See MR15 for more information)	1,2,3

MR39 Register Information (MA[5:0] = 27_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Valid 0 or 1							

Function	Register Type	Operand	Data	Notes
SDRAM will ignore	Write-only	OP[7:0]	Don't care	1

Notes:

1. This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.

MR40 Register Information (MA[5:0] = 28_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQ Calibration Pattern "B" (default = 3C _H)							

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write only	OP[7:0]	X _B : A default pattern "3C _H " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. See MR32 for more information.	1,2,3


Notes:

- The pattern contained in MR40 is concatenated to the end of MR32 and transmitted on DQ[15:0] and DMI[1:0] when DQ Read Calibration is initiated via a MPC command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern in MR40 is 27_H, then the first bit transmitted will be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111_B.
- MR15 and MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. See MR15 and MR20 for more information. Data is never inverted on the DMI[1:0] pins..
- The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3-OP[6].
- No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

Command Definitions and Timing Diagrams

ACTIVATE Command

The ACTIVATE command is composed of two consecutive commands, Activate-1 command and Activate-2. Activate-1 command is issued by holding CS HIGH, CA0 HIGH and CA1 LOW at the first rising edge of the clock and Activate-2 command issued by holding CS HIGH, CA0 HIGH and CA1 HIGH at the first rising edge of the clock. The bank addresses BA0, BA1 and BA2 are used to select desired bank. Row addresses are used to determine which row to activate in the selected bank. The ACTIVATE command must be applied before any READ or WRITE operation can be executed. The device can accept a READ or WRITE command at tRCD after the ACTIVATE command is issued. After a bank has been activated it must be precharged before another ACTIVATE command can be applied to the same bank. The bank active and precharge times are defined as tRAS and tRP respectively. The minimum time interval between ACTIVATE commands to the same bank is determined by the RAS cycle time of the device(tRC). The minimum time interval between ACTIVATE commands to different banks is tRRD.



Notes:

1. A PRECHARGE command uses tRPab timing for all-bank PRECHARGE and tRPpb timing for single-bank PRECHARGE.

In this figure, tRP is used to denote either all-bank PRECHARGE or single-bank PRECHARGE.

8-Bank Device Operation


Certain restrictions on operation of the 8-bank LPDDR4 devices must be observed. There are two rules: One rule restricts the number of sequential ACTIVATE commands that can be issued; the other provides more time for RAS precharge for a PRECHARGE ALL command. The rules are as follows:

8 bank device Sequential Bank Activation Restriction:

No more than 4 banks may be activated (or refreshed, in the case of REFpb) in a rolling tFAW window. The number of clocks in a tFAW period is dependent upon the clock frequency, which may vary. If the clock frequency is not changed over this period, converting clocks is done by dividing tFAW[ns] by tCK[ns], and rounding up to the next integer value. As an example of the rolling window, if RU (tFAW/tCK) is 10 clocks, and an ACTIVATE command is issued in clock n, no more than three further ACTIVATE commands can be issued at or between clock n + 1 and n + 9. REFpb also counts as bank activation for purposes of tFAW. If the clock frequency is changed during the tFAW period, the rolling tFAW window may be calculated in clock cycles by adding up the time spent in each clock period. The tFAW requirement is met when the previous n clock cycles exceeds the tFAW time.

The 8-Bank Device Precharge-All Allowance:

tRP for a PRECHARGE ALL command must equal tRPab, which is greater than tRPpb.



Core Timing

Core AC Timing for x16 mode

Parameter	Symbol	Min/ Max	Data Rate	Unit	Note
Core Parameters			533/1066/1600/2133/2667/3200/3733		
ACTIVATE-to-ACTIVATE command period (same bank)	tRC	Min	tRAS + tRPab (with all-bank precharge) tRAS + tRPpb (with per-bank precharge)	ns	
Minimum Self-Refresh Time (Entry to Exit)	tSR	Min	max(15ns, 3nCK)	ns	
SELF REFRESH exit to next valid command delay	tXSR	Min	max(tRFCab + 7.5ns, 2nCK)	ns	
Exit Power-Down to next valid command delay	tXP	Min	max(7.5ns, 5nCK)	ns	
CAS-to-CAS delay	tCCD	Min	8	tCK(avg)	3
Internal READ to PRECHARGE command delay	tRTP	Min	max(7.5ns, 8nCK)	ns	
RAS-to-CAS delay	tRCD	Min	max(18ns, 4nCK)	ns	
Row precharge time (single bank)	tRPpb	Min	max(18ns, 4nCK)	ns	
Row precharge time (all banks)	tRPab	Min	max(21ns, 4nCK)	ns	
Row active time	tRAS	Min	max(42ns, 3nCK)	ns	
		Max	Min(9 * tREFI * Refresh Rate, 70.2 us)	us	4
WRITE recovery time	tWR	Min	max(18ns, 6nCK)	ns	
WRITE-to-READ delay	tWTR	Min	max(10ns, 8nCK)	ns	
Active bank-A to active bank-B	tRRD	Min	max(10ns, 4nCK)	ns	2
Precharge to Precharge Delay ⁴	tPPD	Min	4	tCK(avg)	1
Four-bank ACTIVATE window	tFAW	Min	40	ns	2

Notes:

1. Precharge to precharge timing restriction does not apply to Auto-Precharge commands.
2. Devices supporting 4267 Mbps specification shall support these timings at lower data rates.
3. The value is based on BL16. For BL32 need additional 8 tCK(avg) delay.
4. Refresh Rate is specified by MR4, OP[2:0]

Core AC Timing for Byte (x8) mode

Parameter	Symbol	Min/ Max	Data Rate	Unit	Note
Core Parameters			533/1066/1600/2133/2667/3200/3733		
WRITE recovery time	tWR	Min	max(20ns, 6nCK)	ns	
WRITE-to-READ delay	tWTR	Min	max(12ns, 8nCK)	ns	

Notes:

1. The rest of the Core AC timing is the same as x16 mode.

Read and Write Access Operations

After a bank has been activated, a read or write command can be executed. This is accomplished by asserting CKE asynchronously, with CS and CA[5:0] set to the proper state (see Command Truth Table) at a rising edge of CK.

The LPDDR4-SDRAM provides a fast column access operation. A single Read or Write command will initiate a burst read or write operation, where data is transferred to/from the DRAM on successive clock cycles. Burst interrupts are not allowed, but the optimal burst length may be set on the fly (see command truth table).




Read Preamble and Postamble

The DQS strobe for the LPDDR4-SDRAM requires a pre-ample prior to the first latching edge (the rising edge of DQS with DATA "valid"), and it requires a post-ample after the last latching edge. The pre-ample and post-ample lengths are set via mode register writes (MRW).

For READ operations the pre-ample is $2 \times tCK$, but the pre-ample is static (no-toggle) or toggling, selectable via mode register.


LPDDR4 will have a DQS Read post-ample of $0.5 \times tCK$ (or extended to $1.5 \times tCK$). Standard DQS post-ample will be $0.5 \times tCK$ driven by the DRAM for Reads. A mode register setting instructs the DRAM to drive an additional (extended) one cycle DQS Read post-ample. The drawings below show examples of DQS Read post-ample for both standard (tRPST) and extended (tRPSTE) post-ample operation.



DQS Read Preamble and Postamble: Toggling Preamble and 0.5nCK Postamble

Notes:

1. BL=16, Preamble = Toggling, Postamble = $0.5nCK$
2. DQS and DQ terminated VSSQ
3. DQS/ $\overline{DQS}$ is "don't care" prior to the start of tRPST.
No transition of DQS is implied, as DQS/ $\overline{DQS}$ can be HIGH, LOW, or HI-Z prior to tRPST.



DQS Read Preamble and Postamble: Static Preamble and 1.5nCK Postamble


Notes:

1. BL=16, Preamble = Toggling, Postamble = $1.5nCK$ (Extended)
2. DQS and DQ terminated VSSQ
3. DQS/ $\overline{DQS}$ is "don't care" prior to the start of tRPST.
No transition of DQS is implied, as DQS/ $\overline{DQS}$ can be HIGH, LOW, or HI-Z prior to tRPST.



Burst Read Operation

A burst Read command is initiated with CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table. The command address bus inputs determine the starting column address for the burst. The two low-order address bits are not transmitted on the CA bus and are implied to be "0", so that the starting burst address is always a multiple of four (ex. 0x0, 0x4, 0x8, 0xC). The read latency (RL) is defined from the last rising edge of the clock that completes a read command (Ex: the second rising edge of the CAS-2 command) to the rising edge of the clock from which the tDQSCK delay is measured. The first valid data is available $RL \cdot tCK + tDQSCK + tDQSQ$ after the rising edge of Clock that completes a read command. The data strobe output is driven tRPRE before the first valid rising strobe edge. The first data-bit of the burst is synchronized with the first valid (i.e. post-preamble) rising edge of the data strobe. Each subsequent dataout appears on each DQ pin, edge-aligned with the data strobe. At the end of a burst the DQS signals are driven for another half cycle post-amble, or for a 1.5-cycle postamble if the programmable post-amble bit is set in the mode register. The RL is programmed in the mode registers. Pin timings for the data strobe are measured relative to the cross-point of DQS and $\overline{DQS}$.



Burst Read Timing

Notes:

1. BL=32 for column n, BL = 16 for column m, RL = 14, Preamble = Toggle, Postamble = 0.5nCK, DQ/DQS: VSSQ termination
2. Dout n/m = data-out from column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU




Burst Read followed by Burst Write or Burst Mask Write

Notes:

1. BL=16, Read Preamble = Toggle, Read Postamble = 0.5nCK, Write Preamble = 2nCK, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
2. Dout n = data-out from column n and Din n = data-in to column n
3. DES commands are shown for ease of illustration; other commands may be valid at these times.

The minimum time from a Burst Read command to a Write or MASK WRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE or MASK WRITE latency is

$RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - WL + tWPRE$.



Seamless Burst Read


Notes:

1. BL=16, tCCD = 8, Preamble = Toggle, Postamble = 0.5nCK, DQ/DQS: VSSQ termination
2. Dout n/m = data-out from column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.

The seamless Burst READ operation is supported by placing a READ command at every tCCD(Min) interval for BL16 (or every 2 x tCCD(Min) for BL32). The seamless Burst READ can access any open bank.



Read Timing




Notes:

1. BL=16, Preamble = Toggling, Postamble = 0.5nCK
2. DQS, DQ and DMI terminated VSSQ
3. Output driver does not turn on before an end point of $tLZ(DQS)$ and $tLZ(DQ)$
4. Output driver does not turn off before an end point of $tHZ(DQS)$ and $tHZ(DQ)$

$tLZ(DQS)$, $tLZ(DQ)$, $tHZ(DQS)$, $tHZ(DQ)$ Calculation

tHZ and tLZ transitions occur in the same time window as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving $tHZ(DQS)$ and $tHZ(DQ)$, or begins driving $tLZ(DQS)$, $tLZ(DQ)$.

This section shows a method to calculate the point when the device is no longer driving $tHZ(DQS)$ and $tHZ(DQ)$, or begins driving $tLZ(DQS)$, $tLZ(DQ)$, by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters $tLZ(DQS)$, $tLZ(DQ)$, $tHZ(DQS)$, and $tHZ(DQ)$ are defined as single ended.

**tLZ(DQS) and tHZ(DQS) Calculation for ATE(Automatic Test Equipment)**CK- $\overline{\text{CK}}$ crossing at 2nd CAS-2 of Read Command**tLZ(DQS) method for calculating transitions and end point**


Notes:

1. Conditions for Calibration: Pull Down Driver $R_{on} = 40\Omega$, $VOH = VDDQ/3$
2. Termination condition for DQS and $\overline{\text{DQS}} = 50\Omega$ to VSSQ
3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances.

Use the actual VOH value for tHZ and tLZ measurements.



CK- $\overline{\text{CK}}$ crossing at 2nd CAS-2 of Read Command



Notes:

1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
2. Termination condition for DQS and $\overline{\text{DQS}}$ = 50ohm to VSSQ
3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances.


Use the actual VOH value for tHZ and tLZ measurements.

Reference Voltage for tLZ(DQS), tHZ(DQS) Timing Measurements

Measured Parameter	Symbol	Vsw1[V]	Vsw2[V]	Notes
$\overline{\text{DQS}}$ low-impedance time from CK, $\overline{\text{CK}}$	tLZ(DQS)	0.4 x VOH	0.6 x VOH	
$\overline{\text{DQS}}$ high impedance time from CK, $\overline{\text{CK}}$	tHZ(DQS)	0.4 x VOH	0.6 x VOH	

**tLZ(DQ) and tHZ(DQ) Calculation for ATE(Automatic Test Equipment)**

CK-CK corssing at 2nd CAS-2 of Read Command

**tLZ(DQ) method for calculating transitions and end point**


Notes:

1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
2. Termination condition for DQS and DMI = 50ohm to VSSQ
3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances.

Use the actual VOH value for tHZ and tLZ measurements.



CK- $\overline{\text{CK}}$ crossing at 2nd CAS-2 of Read Command



tHZ(DQ) method for calculating transitions and end point

Notes:

1. Conditions for Calibration: Pull Down Driver $R_{on} = 40\Omega$, $VOH = VDDQ/3$
2. Termination condition for DQS and DMI = 50Ω to VSSQ
3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances.

Use the actual VOH value for tHZ and tLZ measurements.


Reference Voltage for tLZ(DQ), tHZ(DQ) Timing Measurements

Measured Parameter	Symbol	Vsw1[V]	Vsw2[V]	Notes
DQ Low-impedance time from CK, $\overline{\text{CK}}$	tLZ(DQ)	$0.4 \times VOH$	$0.6 \times VOH$	
DQ high impedance time from CK, $\overline{\text{CK}}$	tHZ(DQ)	$0.4 \times VOH$	$0.6 \times VOH$	



tRPRE Calculation for ATE(Automatic Test Equipment)


The method for calculating differential pulse widths for tRPRE is shown in figure below.



Method for calculating tRPRE transitions and endpoints

Notes:

1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
2. Termination condition for DQS, $\overline{\text{DQS}}$, DQ and DMI = 50ohm to VSSQ
3. Preamble = Static



Method for calculating tRPRE transitions and endpoints

Notes:


1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
2. Termination condition for DQS, $\overline{\text{DQS}}$, DQ and DMI = 50ohm to VSSQ
3. Preamble = Toggle

Reference Voltage for tRPRE Timing Measurements

Measured Parameter	Symbol	Vsw1[V]	Vsw2[V]	Notes
DQS, $\overline{\text{DQS}}$ Differential Read Preamble	tRPRE	-(0.3 x VOH)	-(0.7 x VOH)	

**tRPST Calculation for ATE(Automatic Test Equipment)**

The method for calculating differential pulse widths for tRPST is shown in figure below.

**Method for calculating tRPST transitions and endpoints**

Notes:

1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
2. Termination condition for DQS, $\overline{DQS}$, DQ and DMI = 50ohm to VSSQ
3. Read Postamble: 0.5tCK
4. The method for calculating differential pulse widths for 1.5tCK Postamble is same as 0.5tCK Postamble.

Reference Voltage for tRPST Timing Measurements

Measured Parameter	Symbol	Vsw1[V]	Vsw2[V]	Notes
DQS, $\overline{DQS}$ Differential Read Postamble	tRPST	-(0.7 x VOH)	-(0.3 x VOH)	



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Read AC Timing

Parameter	Symbol	Min/ Max	Data Rate	Unit
Read Timing			533/1066/1600/2133/2667/ 3200/3733	
READ preamble	tRPRE	Min	1.8	tCK(avg)
0.5 tCK READ postamble	tRPST	Min	0.4	tCK(avg)
1.5 tCK READ postamble	tRPST	Min	1.4	tCK(avg)
DQ low-impedance time from CK, $\overline{CK}$	tLZ(DQ)	Min	$(RL \times tCK) + tDQSCK(\text{Min}) - 200\text{ps}$	ps
DQ high impedance time from CK, $\overline{CK}$	tHZ(DQ)	Max	$(RL \times tCK) + tDQSCK(\text{Max}) + tDQSQ(\text{Max}) + (BL/2 \times tCK) - 100\text{ps}$	ps
$\overline{DQS}$ low-impedance time from CK, $\overline{CK}$	tLZ(DQS)	Min	$(RL \times tCK) + tDQSCK(\text{Min}) - (tPRE(\text{Max}) \times tCK) - 200\text{ps}$	ps
$\overline{DQS}$ high impedance time from CK, $\overline{CK}$	tHZ(DQS)	Max	$(RL \times tCK) + tDQSCK(\text{Max}) + (BL/2 \times tCK) + (RPST(\text{Max}) \times tCK) - 100\text{ps}$	ps
DQS-DQ skew	tDQSQ	Max	0.18	UI

tDQSCK Timing Table

Parameter	Symbol	Min	Max	Unit	Notes
DQS Output Access Time from CK/ $\overline{\text{CK}}$	tDQSCK	1.5	3.5	ns	1
DQS Output Access Time from CK/ $\overline{\text{CK}}$ - Temperature Variation	tDQSCK_temp	-	4	ps/°C	2
DQS Output Access Time from CK/ $\overline{\text{CK}}$ - Voltage Variation	tDQSCK_volt	-	7	ps/mV	3

Notes:

1. Includes DRAM process, voltage and temperature variation. It includes the AC noise impact for frequencies > 20 MHz and max voltage of 45 mV pk-pk from DC-20 MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC Operating conditions.
2. tDQSCK_temp max delay variation as a function of Temperature.
3. tDQSCK_volt max delay variation as a function of DC voltage variation for V_{DDQ} and V_{DD2}. tDQSCK_volt should be used to calculate timing variation due to V_{DDQ} and V_{DD2} noise < 20 MHz. Host controller do not need to account for any variation due to V_{DDQ} and V_{DD2} noise > 20 MHz. The voltage supply noise must comply to the component Min-Max DC Operating conditions. The voltage variation is defined as the $\text{Max}[\text{abs}\{\text{tDQSCKmin@V1} - \text{tDQSCKmax@V2}\}, \text{abs}\{\text{tDQSCKmax@V1} - \text{tDQSCKmin@V2}\}]/\text{abs}\{\text{V1} - \text{V2}\}$. For tester measurement V_{DDQ} = V_{DD2} is assumed.

CK to DQS Rank to Rank variation

tDQSCK_rank2rank Timing Table

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
Read Timing			1600/1866/2133/2400/ 3200/3733		
CK to DQS Rank to Rank variation	tDQSCK_rank2rank	Max	1.0	ns	1,2

Notes:


1. The same voltage and temperature are applied to tDQSCK_rank2rank.
2. tDQSCK_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.

Write Preamble and Postamble

The DQS strobe for the LPDDR4-SDRAM requires a pre-amble prior to the first latching edge (the rising edge of DQS with DATA "valid"), and it requires a post-amble after the last latching edge. The pre-amble and post-amble lengths are set via mode register writes (MRW).

For WRITE operations, a $2 \cdot t_{CK}$ pre-amble is required at all operating frequencies.

LPDDR4 will have a DQS Write post-amble of $0.5 \cdot t_{CK}$ or extended to $1.5 \cdot t_{CK}$. Standard DQS post-amble will be $0.5 \cdot t_{CK}$ driven by the memory controller for Writes. A mode register setting instructs the DRAM to drive an additional (extended) one cycle DQS Write post-amble. The drawings below show examples of DQS Write post-amble for both standard (t_{WPST}) and extended (t_{WPSTE}) post-amble operation.



DQS Write Preamble and Postamble: 0.5nCK Postamble

Notes:

1. BL = 16, Postamble = $0.5nCK$
2. DQS and DQ terminated VSSQ
3. DQS/ $\overline{DQS}$ is "don't care" prior to the start of t_{WPST}

No transition of DQS is implied, as DQS/ $\overline{DQS}$ can be HIGH, LOW or HI-Z prior to t_{WPST}



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



DQS Write Preamble and Postamble: 1.5nCK Postamble

Notes:

1. BL = 16, Postamble = 1.5nCK
2. DQS and DQ terminated VSSQ
3. DQS/ $\overline{\text{DQS}}$ is "don't care" prior to the start of tWPST

No transition of DQS is implied, as DQS/ $\overline{\text{DQS}}$ can be HIGH, LOW or HI-Z prior to tWPST

Burst Write Operation

A burst WRITE command is initiated with CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table. Column addresses C[3:2] should be driven LOW for Burst WRITE commands, and column addresses C[1:0] are not transmitted on the CA bus (and are assumed to be zero), so that the starting column burst address is always aligned with a 32B boundary. The write latency (WL) is defined from the last rising edge of the clock that completes a write command (Ex: the second rising edge of the CAS-2 command) to the rising edge of the clock from which tDQSS is measured. The first valid “latching” edge of DQS must be driven $WL * tCK + tDQSS$ after the rising edge of Clock that completes a write command.

The LPDDR4-SDRAM uses an un-matched DQS-DQ path for lower power, so the DQS-strobe must arrive at the SDRAM ball prior to the DQ signal by the amount of tDQS2DQ. The DQS-strobe output is driven tWPRE before the first valid rising strobe edge. The tWPRE pre-amble is required to be $2 \times tCK$. The DQS-strobe must be trained to arrive at the DQ pad center-aligned with the DQ-data. The DQ-data must be held for tDIVW (data input valid window) and the DQS must be periodically trained to stay centered in the tDIVW window to compensate for timing changes due to temperature and voltage variation. Burst data is captured by the SDRAM on successive edges of DQS until the 16 or 32 bit data burst is complete. The DQS-strobe must remain active (toggling) for tWPST (WRITE post-amble) after the completion of the burst WRITE. After a burst WRITE operation, tWR must be satisfied before a PRECHARGE command to the same bank can be issued. Pin input timings are measured relative to the crosspoint of DQS and $\overline{DQS}$.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU



Burst Write Operation

Notes:

1. BL = 16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
2. Din n = data-in to column n
3. The minimum number of clock cycles from the burst write command to burst read command for any bank is [WL + 1 + BL/2 + RU(tWR/tCK)]
4. tWR starts at the rising edge of CK after the last latching edge of DQS
5. DES commands are shown for ease of illustration; other commands may be valid at these times



Burst Write Followed by Burst Read

Notes:

1. BL = 16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
2. Din n = data-in to column n
3. The minimum number of clock cycles from the burst write command to burst read command for any bank is [WL + 1 + BL/2 + RU(tWTR/tCK)].
4. tWTR starts at the rising edge of CK after the last latching edge of DQS.
5. DES commands are shown for ease of illustration; other commands may be valid at these times.



NANYA

Preliminary, Subject to change


NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Write Timing




Notes:

1. BL = 16, Write Postamble = 0.5nCK
2. Din n = data-in to columnm.n
3. DES commands are shown for ease of illustration; other commands may be valid at these times.

tWPRE Calculation for ATE(Automatic Test Equipment)

The method for calculating differential pulse widths for tWPRE is shown in figure below.



Method for calculating tWPRE transitions and endpoints

Notes:


1. Termination condition for DQS, $\overline{\text{DQS}}$ DQ and DMI = 50ohm to VSSQ.

Reference Voltage for tWPRE Timing Measurements

Measured Parameter	Symbol	Vsw1[V]	Vsw2[V]	Notes
DQS, $\overline{\text{DQS}}$ differential WRITE Preamble	tWPRE	VIHL_AC x 0.3	VIHL_AC x 0.7	

tWPST Calculation for ATE(Automatic Test Equipment)

The method for calculating differential pulse widths for tWPST is shown in figure below.



Method for calculating tWPST transitions and endpoints

Notes:

1. Termination condition for DQS, $\overline{DQS}$ DQ and DMI = 50ohm to VSSQ.
2. Write Postamble: 0.5tCK
3. The method for calculating differential pulse widths for 1.5tCK Postamble is same as 0.5tCK Postamble.

Reference Voltage for tWPST Timing Measurements

Measured Parameter	Symbol	Vsw1[V]	Vsw2[V]	Notes
DQS, $\overline{DQS}$ differential Write Postamble	tWPST	- (VIHL_AC x 0.7)	- (VIHL_AC x 0.3)	



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Write AC Timing

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
Write Timing			533/1066/1600/2133/ 2667/3200/3733		
Write command to 1st DQS latching transition	tDQSS	Min	0.75	tCK(avg)	
		Max	1.25		
DQS input high-level width	tDQSH	Min	0.4	tCK(avg)	
DQS input low-level width	tDQSL	Min	0.4	tCK(avg)	
DQS falling edge to CK setup time	tDSS	Min	0.2	tCK(avg)	
DQS falling edge hold time from CK	tDSH	Min	0.2	tCK(avg)	
Write preamble	tWPRE	Min	1.8	tCK(avg)	
0.5 tCK Write postamble	tWPST	Min	0.4	tCK(avg)	1
1.5 tCK Write postamble	tWPST	Min	1.4	tCK(avg)	1

Notes:

1. The length of Write Postamble depends on MR3 OP1 setting.



Read and Write Latencies

Read and Write Latencies for x16 mode

Read Latency		Write Latency		nWR	nRTP	Lower Clock Frequency Limit [MHz] (>)	Upper Clock Frequency Limit [MHz] (≤)
No DBI	w/ DBI	Set A	Set B				
6	6	4	4	6	8	10	266
10	12	6	8	10	8	266	533
14	16	8	12	16	8	533	800
20	22	10	18	20	8	800	1066
24	28	12	22	24	10	1066	1333
28	32	14	26	30	12	1333	1600
32	36	16	30	34	14	1600	1866
36	40	18	34	40	16	1866	2133

Notes:

- The LPDDR4 SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.
- DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0, then the "No DBI" column should be used for Read Latency. When MR3 OP[6]=1, then the "w/DBI" column should be used for Read Latency.
- Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0, then Write Latency Set "A" should be used. When MR2 OP[6]=1, then Write Latency Set "B" should be used.
- The programmed value of nWR is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (Auto Pre-charge). It is determined by RU(tWR/tCK).
- The programmed value of nRTP is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP (Auto-Pre-charge). It is determined by RU(tRTP/tCK).
- nRTP shown in this table is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.
- Clock Frequency herewith is a reference base on JEDEC's. Precise tCK setting needs to follow where defined on speed compatible table in section "Operating frequency", exceptional setting please confirm with NTC.

Read and Write Latencies

Read and Write Latencies for Byte (x8) mode

Read Latency		Write Latency		nWR	nRTP	Lower Clock Frequency Limit [MHz] (>)	Upper Clock Frequency Limit [MHz] (≤)
No DBI	w/ DBI	Set A	Set B				
6	6	4	4	6	8	10	266
10	12	6	8	12	8	266	533
16	18	8	12	16	8	533	800
22	24	10	18	22	8	800	1066
26	30	12	22	28	10	1066	1333
32	36	14	26	32	12	1333	1600
36	40	16	30	38	14	1600	1866
40	44	18	34	44	16	1866	2133

Notes:

- The LPDDR4 SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.
- DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0, then the "No DBI" column should be used for Read Latency. When MR3 OP[6]=1, then the "w/DBI" column should be used for Read Latency.
- Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0, then Write Latency Set "A" should be used. When MR2 OP[6]=1, then Write Latency Set "B" should be used.
- The programmed value of nWR is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (Auto Pre-charge). It is determined by RU(tWR/tCK).
- The programmed value of nRTP is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP (Auto Pre-charge). It is determined by RU(tRTP/tCK).
- nRTP shown in this table is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.
- Clock Frequency herewith is a reference base on JEDEC's. Precise tCK setting needs to follow where defined on speed compatible table in section "Operating frequency", exceptional setting please confirm with NTC.

Write and Masked Write operation DQS controls (WDQS Control)

LPDDR4-SDRAMs support write and masked write operations with the following DQS controls. Before and after Write and Masked Write operations are issued, $DQS/\overline{DQS}$ is required to have a sufficient voltage gap to make sure the write buffers operating normally without any risk of metastability.

The LPDDR4-SDRAM is supported by either of two WDQS control modes.

Mode 1: Read Based Control

Mode 2: WDQS_on / WDQS_off definition based control


Regardless of ODT enable/disable, WDQS related timing described in 'WDQS Control' does not allow any change of existing command timing constraints for all read/write operations. In case of any conflict or ambiguity on the command timing constraints caused by what is specified in 'WDQS Control', the specifications defined in 'MPC', 'Timing Constraints for Training Commands' should have higher priority than WDQS control requirements.

Some legacy products may not provide WDQS control described below. However, in order to prevent the write preamble related failure, it is strongly recommended to support either of two WDQS controls to LPDDR4-SDRAMs. In the case of legacy SoC which may not provide WDQS control modes, it is required to consult DRAM vendors to guarantee the write / masked write operation appropriately.

WDQS Control Mode 1 - Read Based Control

controlled as described below. WDQS control requirements here can be ignored while differential read DQS is operated or while DQS hands over from Read to Write and vice versa.

1. At the time a write / masked write command is issued, SoC makes the transition from driving $\overline{DQS}$ high to driving differential DQS/ $\overline{DQS}$, followed by normal differential burst on DQS pins.
2. At the end of post amble of write /masked write burst, SoC resumes driving $\overline{DQS}$ high through the subsequent states except for DQS toggling and DQS turn around time of WT-RD and RD-WT as long as CKE is high.
3. When CKE is low, the state of DQS and $\overline{DQS}$ is allowed to be "Don't Care".



WDQS Control Mode 2 - WDQS_on/off

After write / masked write command is issued, DQS and $\overline{\text{DQS}}$ required to be differential from WDQS_on, and DQS and $\overline{\text{DQS}}$ can be “Don’t Care” status from WDQS_off of write / masked write command. When ODT is enabled, WDQS_on and WDQS_off timing is located in the middle of the operations. When host disables ODT, WDQS_on and WDQS_off constraints conflict with tRTW. The timing does not conflict when ODT is enabled because WDQS_on and WDQS_off timing is covered in ODTL_{on} and ODTL_{off}. However, regardless of ODT on/off, WDQS_on/off timing below does not change any command timing constraints for all read and write operations. In order to prevent the conflict, WDQS_on/off requirement can be ignored when WDQS_on/off timing is overlapped with read operation period including Read burst period and tRPST or overlapped with turn-around time (RD-WT or WT-RD). In addition, the period during DQS toggling caused by Read and Write can be counted as WDQS_on/off.

Parameters

- WDQS_on: the max delay from write / masked write command to differential DQS and $\overline{\text{DQS}}$.
- WDQS_off : the min delay for DQS and $\overline{\text{DQS}}$ differential input after the last write / masked write command.
- WDQS_Exception : the period where WDQS_on and WDQS_off timing is overlapped with read operation or with DQS turn around (RD-WT, WT-RD).
 - WDQS_Exception @ ODT disable = max (WL-WDQS_on+tDQSTA- tWPRE - n*tCK, 0 tCK)
where RD to WT command gap = tRTW(min)@ODT disable + n*tCK
 - WDQS_Exception @ ODT enable = tDQSTA

WDQS_on / WDQS_off Definition

Write Latency		nWR	nRTP	WDQS_on (max)		WDQS_off (min)		Lower Clock Frequency Limit [MHz] (>)	Upper Clock Frequency Limit [MHz] (≤)
Set A	Set B			Set A	Set B	Set A	Set B		
4	4	6	8	0	0	15	15	10	266
6	8	12	8	0	0	18	20	266	533
8	12	16	8	0	6	21	25	533	800
10	18	20	8	4	12	24	32	800	1066
12	22	24	10	4	14	27	37	1066	1333
14	26	30	12	6	18	30	42	1333	1600
16	30	34	14	6	20	33	47	1600	1866
18	34	40	16	8	24	36	52	1866	2133
nCK	nCK	nCK	nCK	nCK	nCK	nCK	nCK	MHz	MHz

Notes:

1. WDQS_on/off requirement can be ignored when WDQS_on/off timing is overlapped with read operation period including Read burst period and tRPST or overlapped with turn-around time (RD-WT or WT-RD).
2. The period during which DQS is toggling because of a Read or Write can be counted as part of the WDQS_on/off requirement.
3. Clock Frequency herewith is a reference base on JEDEC's. Precise tCK setting needs to follow where defined on speed compatible table in section “Operating frequency”, exceptional setting please confirm with NTC.



Level: Property

16Gb: NT6AP256F64AU

	Min	Max	Unit
WDQS_On	-0.25	0.25	tCK(avg)
WDQS_Off	-0.25	0.25	tCK(avg)

[illegible]

1. BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
2. Din n = data-in to columnn n
3. DES commands are shown for ease of illustration; other commands may be valid at these times.
4. DRAM RTT is only applied when ODT is enabled (MR11 OP[2:0] is not 000_B)



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU



Burst Read followed by Burst Write or Burst Mask Write (ODT Disable)

Notes:

1. BL=16, Read Preamble = Toggle, Read Postamble = 0.5nCK, Write Preamble = 2nCK, Write Postamble = 0.5nCK
2. Dout n = data-out from column n and Din n = data-in to column n
3. DES commands are shown for ease of illustration; other commands may be valid at these times.
4. WDQS_on and WDQS_off requirement can be ignored where WDQS_on/off timing is overlapped with read operation period including Read burst period and tRPST or overlapped with turn-around time (RD-WT or WT-RD)



Burst Read followed by Burst Write or Burst Mask Write (ODT Enable)

Notes:

1. BL=16, Read Preamble = Toggle, Read Postamble = 0.5nCK, Write Preamble = 2nCK, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
2. Dout n = data-out from column n and Din n = data-in to columnn n
3. DES commands are shown for ease of illustration; other commands may be valid at these times.
4. WDQS_on and WDQS_off requirement can be ignored where WDQS_on/off timing is overlapped with read operation period including Read burst period and tRPST or overlapped with turn-around time (RD-WT or WT-RD)

Postamble and Preamble merging behavior

The DQS strobe for the device requires a preamble prior to the first latching edge (the rising edge of DQS with data valid), and it requires a postamble after the last latching edge. The preamble and postamble options are set via Mode Register Write commands.

In Read to Read or Write to Write operations with $t_{CCD}=BL/2$, postamble for 1st command and preamble for 2nd command will disappear to create consecutive DQS latching edge for seamless burst operations. But in the case of Read to Read or Write to Write operations with command interval of $t_{CCD}+1, t_{CCD}+2$, etc., they will not completely disappear because it's not seamless burst operations.

Timing diagrams in this material describe Postamble and Preamble merging behavior in Read to Read or Write to Write operations with $t_{CCD}+n$.





NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU



Consecutive Reads Operation: tCCD = Min +1, Preamble = Toggle, 0.5nCK Postamble

Notes:

1. BL = 16 for column n and column m, RL = 6, Preamble = Toggle, Postamble = 0.5nCK
2. Dout n/m = data-out from column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



Consecutive Reads Operation: tCCD = Min +1, Preamble = Static, 1.5nCK Postamble

Notes:

1. BL = 16 for column n and column m, RL = 6, Preamble = Static, Postamble = 1.5nCK
2. Dout n/m = data-out from column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU



Consecutive Reads Operation: $t_{CCD} = \text{Min} +1$, Preamble = Static, 0.5nCK Postamble

Notes:

1. BL = 16 for column n and column m, RL = 6, Preamble = Static, Postamble = 0.5nCK
2. Dout n/m = data-out from column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



Consecutive Reads Operation: $t_{CCD} = \text{Min} +2$, Preamble = Toggle, 1.5nCK Postamble

Notes:

1. BL = 16 for column n and column m, RL = 6, Preamble = Toggle, Postamble = 1.5nCK
2. Dout n/m = data-out from column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU



Consecutive Reads Operation: $t_{CCD} = \text{Min} + 2$, Preamble = Toggle, 0.5nCK Postamble

Notes:

1. BL = 16 for column n and column m, RL = 6, Preamble = Toggle, Postamble = 0.5nCK
2. Dout n/m = data-out from column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



Consecutive Reads Operation: $t_{CCD} = \text{Min} + 2$, Preamble = Static, 1.5nCK Postamble

Notes:

1. BL = 16 for column n and column m, RL = 6, Preamble = Static, Postamble = 1.5nCK
2. Dout n/m = data-out from column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU



Consecutive Reads Operation: $t_{CCD} = \text{Min} + 2$, Preamble = Static, 0.5nCK Postamble

Notes:

1. BL = 16 for column n and column m, RL = 6, Preamble = Static, Postamble = 0.5nCK
2. Dout n/m = data-out from column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



Consecutive Reads Operation: $t_{CCD} = \text{Min} + 3$, Preamble = Toggle, 1.5nCK Postamble

Notes:

1. BL = 16 for column n and column m, RL = 6, Preamble = Toggle, Postamble = 1.5nCK
2. Dout n/m = data-out from column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU



Consecutive Reads Operation: $t_{CCD} = \text{Min} + 3$, Preamble = Toggle, 0.5nCK Postamble

Notes:

1. BL = 16 for column n and column m, RL = 6, Preamble = Toggle, Postamble = 0.5nCK
2. Dout n/m = data-out from column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



Consecutive Reads Operation: $t_{CCD} = \text{Min} + 3$, Preamble = Static, 1.5nCK Postamble

Notes:

1. BL = 16 for column n and column m, RL = 6, Preamble = Static, Postamble = 1.5nCK
2. Dout n/m = data-out from column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU




Consecutive Reads Operation: $t_{CCD} = \text{Min} +3$, Preamble = Static, $0.5nCK$ Postamble

Notes:

1. BL = 16 for column n and column m, RL = 6, Preamble = Static, Postamble = $0.5nCK$
2. Dout n/m = data-out from column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.


Write to Write Operation



Seamless Writes Operation: tCCD = Min, 0.5nCK Postamble

Notes:

1. BL=16, Write Postamble = 0.5nCK
2. Dout n/m = data-in to column n and column m.
3. The minimum number of clock cycles from the burst write command to the burst write command for any bank is BL/2
4. DES commands are shown for ease of illustration; other commands may be valid at these times.



Seamless Writes Operation: tCCD = Min, 1.5nCK Postamble, 533MHz < Clock Freq. ≤ 800MHz,

ODT Worst Timing Case

Notes:

1. Clock Frequency = 800MHz, $t_{CK}(AVG) = 1.25ns$
2. BL=16, Write Postamble = 1.5nCK
3. Dout n/m = data-in to column n and column m.
4. The minimum number of clock cycles from the burst write command to the burst write command for any bank is BL/2
5. DES commands are shown for ease of illustration; other commands may be valid at these times.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU



Seamless Writes Operation: $t_{CCD} = \text{Min}, 1.5nCK$ Postamble

Notes:

1. BL=16, Write Postamble = $1.5nCK$
2. Dout n/m = data-in to column n and column m.
3. The minimum number of clock cycles from the burst write command to the burst write command for any bank is BL/2
4. DES commands are shown for ease of illustration; other commands may be valid at these times.



Consecutive Writes Operation: $t_{CCD} = \text{Min} + 1, 0.5nCK$ Postamble

Notes:

1. BL=16, Write Postamble = $0.5nCK$
2. Dout n/m = data-in to column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU



Consecutive Writes Operation: $t_{CCD} = \text{Min} + 1, 1.5nCK$ Postamble

Notes:

1. BL=16, Write Postamble = $1.5nCK$
2. Dout n/m = data-in to column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



Consecutive Writes Operation: $t_{CCD} = \text{Min} + 2, 0.5nCK$ Postamble

Notes:

1. BL=16, Write Postamble = $0.5nCK$
2. Dout n/m = data-in to column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU



Consecutive Writes Operation: $t_{CCD} = \text{Min} + 2, 1.5n\text{CK}$ Postamble

Notes:

1. BL=16, Write Postamble = 1.5nCK
2. Dout n/m = data-in to column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



Consecutive Writes Operation: $t_{CCD} = \text{Min} + 3, 0.5n\text{CK}$ Postamble

Notes:

1. BL=16, Write Postamble = 0.5nCK
2. Dout n/m = data-in to column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU



Consecutive Writes Operation: $t_{CCD} = \text{Min} + 3, 1.5nCK$ Postamble

Notes:

1. BL=16, Write Postamble = $1.5nCK$
2. Dout n/m = data-in to column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



Consecutive Writes Operation: $t_{CCD} = \text{Min} + 4, 1.5nCK$ Postamble


Notes:

1. BL=16, Write Postamble = $1.5nCK$
2. Dout n/m = data-in to column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



MASKED WRITE OPERATION

The LPDDR4-SDRAM requires that Write operations which include a byte mask anywhere in the burst sequence must use the Masked Write command. This allows the DRAM to implement efficient data protection schemes based on larger data blocks. The Masked Write-1 command is used to begin the operation, followed by a CAS-2 command. A Masked Write command to the same bank cannot be issued until t_{CCDMW} later, to allow the LPDDR4-SDRAM to finish the internal Read-Modify-Write. One Data Mask-Invert (DMI) pin is provided per byte lane, and the Data Mask-Invert timings match data bit (DQ) timing. See the section on "Data Mask Invert" for more information on the use of the DMI signal.



Masked Write Command - Same Bank

Notes:

1. BL=16, Write Postamble = $0.5nCK$, DQ/DQS: VSSQ termination
2. Din n = data-in to column n
3. Mask-Write supports only BL16 operations. For BL32 configuration, the system needs to insert only 16 bit wide data for masked write operation.
4. DES commands are shown for ease of illustration; other commands may be valid at these times.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



Masked Write Command - Different Bank

Notes:

1. BL=16, DQ/DQS/DMI: VSSQ termination
2. Din n = data-in to column n
3. Mask-Write supports only BL16 operations. For BL32 configuration, the system needs to insert only 16 bit wide data for masked write operation.
4. DES commands are shown for ease of illustration; other commands may be valid at these times.

Masked Write Timing constraints for BL16

Timing constraints for Same bank: DQ ODT is Disabled

Next CMD Current CMD	Active	Read (BL=16 or 32)	Write (BL=16 or 32)	Masked Write	Precharge
Active	illegal	RU(tRCD/tCK)	RU(tRCD/tCK)	RU(tRCD/tCK)	RU(tRAS/tCK)
Read with BL = 16	illegal	8 ¹	RL+RU(tDQSC(max)/tCK) +BL/2-WL+tWPRE+RD(tRPST)	RL+RU(tDQSC(max)/tCK) +BL/2-WL+tWPRE+RD(tRPST)	BL/2+ max{(8, RU(tRTP/tCK))-8}
Read with BL = 32	illegal	16 ²	RL+RU(tDQSC(max)/tCK) +BL/2-WL+tWPRE+RD(tRPST)	RL+RU(tDQSC(max)/tCK) +BL/2-WL+tWPRE+RD(tRPST)	BL/2+ max{(8, RU(tRTP/tCK))-8}
Write with BL = 16	illegal	WL+1+BL/2 +RU(tWTR/tCK)	8 ¹	tCCDMW ³	WL+ 1 + BL/2+RU(tWR/tCK)
Write with BL = 32	illegal	WL+1+BL/2 +RU(tWTR/tCK)	16 ²	tCCDMW + 8 ⁴	WL+ 1 + BL/2+RU(tWR/tCK)
Masked Write	illegal	WL+1+BL/2 +RU(tWTR/tCK)	tCCD	tCCDMW ³	WL+ 1 + BL/2+RU(tWR/tCK)
Precharge	RU(tRP/tCK), RU(tRPab/tCK)	illegal	illegal	illegal	4

Notes:

1. In the case of BL = 16, tCCD is 8*tCK.
2. In the case of BL = 32, tCCD is 16*tCK.
3. tCCDMW = 32*tCK (4*tCCD at BL=16)
4. Write with BL=32 operation has 8*tCK longer than BL =16.
5. tRPST values depend on MR1-OP[7] respectively.

Timing constraints for Same bank: DQ ODT is Enabled

Next CMD Current CMD	Active	Read (BL=16 or 32)	Write (BL=16 or 32)	Masked Write	Precharge
Read with BL = 16	illegal	8 ¹	RL+RU(tDQSC(max)/tCK) +BL/2+RD(tRPST)-ODTLon -RD(tODTon,min/tCK)+1	RL+RU(tDQSC(max)/tCK) +BL/2+RD(tRPST)-ODTLon -RD(tODTon,min/tCK)+1	BL/2+ max{(8, RU(tRTP/tCK))-8}
Read with BL = 32	illegal	16 ²	RL+RU(tDQSC(max)/tCK) +BL/2+RD(tRPST)-ODTLon -RD(tODTon,min/tCK)+1	RL+RU(tDQSC(max)/tCK) +BL/2+RD(tRPST)-ODTLon -RD(tODTon,min/tCK)+1	BL/2+ max{(8, RU(tRTP/tCK))-8}

Notes:

1. In the case of BL = 16, tCCD is 8*tCK.
2. In the case of BL = 32, tCCD is 16*tCK.
3. The rest of the timing is same as DQ ODT is Disable case.
4. tRPST values depend on MR1-OP[7] respectively.

Timing constraints for Different bank: DQ ODT is Disabled

Next CMD Current CMD	Active	Read (BL=16 or 32)	Write (BL=16 or 32)	Masked Write	Precharge
Active	RU(tRRD/tCK)	4	4	4	4
Read with BL = 16	4	8 ¹	RL+RU(tDQSK(max)/tCK) +BL/2-WL+tWPRE+RD(tRPST)	RL+RU(tDQSK(max)/tCK) +BL/2-WL+tWPRE+RD(tRPST)	4
Read with BL = 32	4	16 ²	RL+RU(tDQSK(max)/tCK) +BL/2-WL+tWPRE+RD(tRPST)	RL+RU(tDQSK(max)/tCK) +BL/2-WL+tWPRE+RD(tRPST)	4
Write with BL = 16	4	WL+1+BL/2 +RU(tWTR/tCK)	8 ¹	8 ¹	4
Write with BL = 32	4	WL+1+BL/2 +RU(tWTR/tCK)	16 ²	16 ²	4
Masked Write	4	WL+1+BL/2 +RU(tWTR/tCK)	8 ¹	8 ¹	4
Precharge	4	4	4	4	4

Notes:

1. In the case of BL = 16, tCCD is 8*tCK.
2. In the case of BL = 32, tCCD is 16*tCK.
3. tRPST values depend MR1-OP[7] respectively

Timing constraints for Different bank: DQ ODT is Enabled

Next CMD Current CMD	Active	Read (BL=16 or 32)	Write (BL=16 or 32)	Masked Write	Precharge
Read with BL = 16	4	8 ¹	RL+RU(tDQSK(max)/tCK)+BL/2 +RD(tRPST)-ODTLon -RD(tODTon,min/tCK)+1	RL+RU(tDQSK(max)/tCK)+BL/2 +RD(tRPST)-ODTLon -RD(tODTon,min/tCK)+1	2
Read with BL = 32	4	16 ²	RL+RU(tDQSK(max)/tCK)+BL/2 +RD(tRPST)-ODTLon -RD(tODTon,min/tCK)+1	RL+RU(tDQSK(max)/tCK)+BL/2 +RD(tRPST)-ODTLon -RD(tODTon,min/tCK)+1	2

Notes:

1. In the case of BL = 16, tCCD is 8*tCK.
2. In the case of BL = 32, tCCD is 16*tCK.
3. The rest of the timing is same as DQ ODT is Disable case.
4. tRPST values depend MR1-OP[7] respectively

LPDDR4 Data Mask (DM) and Data Bus Inversion (DBI_{dc}) Function

LPDDR4 SDRAM supports the function of Data Mask and Data Bus inversion. Details are shown below:

- LPDDR4 device supports Data Mask (DM) function for Write operation.
- LPDDR4 device supports Data Bus Inversion (DBI_{dc}) function for Write and Read operation.
- LPDDR4 supports DM and DBI_{dc} function with a byte granularity.
- DBI_{dc} function during Write or Masked Write can be enabled or disabled through MR3 OP[7].
- DBI_{dc} function during Read can be enabled or disabled through MR3 OP[6].
- DM function during Masked Write can be enabled or disabled through MR13 OP[5].
- LPDDR4 device has one Data Mask Inversion (DMI) signal pin per byte; total of 2 DMI signals per channel.
- DMI signal is a bi-directional DDR signal and is sampled along with the DQ signals for Read and Write or Masked Write operation.

There are eight possible combinations for LPDDR4 device with DM and DBI_{dc} function.



Function Behavior of DMI Signal During Write, Masked Write and Read Operation

DM Function	Write DBI dc Function	Read DBI dc Function	DMI Signal during Write Command	Signal during Masked Write Command	DMI Signal During Read	DMI Signal during MPC WR FIFO	DMI Signal during MPC RD FIFO	DMI Signal during MPC DQ Read Training	DMI Signal During MRR
Disable	Disable	Disable	Notes: 1	Notes: 1, 3	Notes: 2	Note: 1	Note: 2	Note: 2	Notes: 2
Disable	Enable	Disable	Notes: 4	Notes: 3	Notes: 2	Note: 9	Note: 10	Note: 11	Notes: 2
Disable	Disable	Enable	Notes: 1	Notes: 3	Notes: 5	Note: 9	Note: 10	Note: 11	Notes: 12
Disable	Enable	Enable	Notes: 4	Notes: 3	Notes: 5	Note: 9	Note: 10	Note: 11	Notes: 12
Enable	Disable	Disable	Notes: 6	Notes: 7	Notes: 2	Note: 9	Note: 10	Note: 11	Notes: 2
Enable	Enable	Disable	Notes: 4	Notes: 8	Notes: 2	Note: 9	Note: 10	Note: 11	Notes: 2
Enable	Disable	Enable	Notes: 6	Notes: 7	Notes: 5	Note: 9	Note: 10	Note: 11	Notes: 12
Enable	Enable	Enable	Notes: 4	Notes: 8	Notes: 5	Note: 9	Note: 10	Note: 11	Notes: 12

Notes:

1. DMI input signal is a don't care. DMI input receivers are turned OFF.
2. DMI output drivers are turned OFF.
3. Masked Write Command is not allowed and is considered an illegal command as DM function is disabled.
4. DMI signal is treated as DBI signal and it indicates whether DRAM needs to invert the Write data received on DQs within a byte. The LPDDR4 device inverts Write data received on the DQ inputs in case DMI was sampled HIGH, or leaves the Write data non-inverted in case DMI was sampled LOW.
5. The LPDDR4 DRAM inverts Read data on its DQ outputs associated within a byte and drives DMI signal HIGH when the number of '1' data bits within a given byte lane is greater than four; otherwise the DRAM does not invert the read data and drives DMI signal LOW.
6. The LPDDR4 DRAM does not perform any mask operation when it receives Write command. During the Write burst associated with Write command, DMI signal must be driven LOW.
7. The LPDDR4 DRAM requires an explicit Masked Write command for all masked write operations. DMI signal is treated as DM signal and it indicates which bit time within the burst is to be masked. When DMI signal is HIGH, DRAM masks that bit time across all DQs associated within a byte. All DQ input signals within a byte are don't care (either HIGH or LOW) when DMI signal is HIGH. When DMI signal is LOW, the LPDDR4 DRAM does not perform mask operation and data received on DQ input is written to the array.
8. The LPDDR4 DRAM requires an explicit Masked Write command for all masked write operations. The LPDDR4 device masks the Write data received on the DQ inputs if the total count of '1' data bits on DQ[2:7] or DQ[10:15] (for Lower Byte or Upper Byte respectively) is equal to or greater than five and DMI signal is LOW. Otherwise the LPDDR4 DRAM does not perform mask operation and treats it as a legal DBI pattern; DMI signal is treated as DBI signal and data received on DQ input is written to the array.
9. DMI signal is treated as a training pattern. The LPDDR4 DRAM does not perform any mask operation and does not invert Write data received on the DQ inputs.
10. DMI signal is treated as a training pattern. The LPDDR4 DRAM returns DMI pattern written in WR FIFO.
11. DMI signal is treated as a training pattern. For more details, see 'RD DQ Calibration'.

12. DBI may apply or may not apply during normal MRR. It's vendor specific.

If read DBI is enable with MRS and vendor cannot support the DBI during MRR, DBI pin status should be low.

If read DBI is enable with MRS and vendor can support the DBI during MRR, the LPDDR4 DRAM inverts Mode Register Read data on its DQ outputs associated within a byte and drives DMI signal HIGH when the number of '1' data bits within a given byte lane is greater than four; otherwise the DRAM does not invert the read data and drives DMI signal LOW.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



Masked Write Command w/ Write DBI Enabled; DM Enabled

Notes:

1. Data Mask (DM) is Enable: MR13 OP [5] = 0, Data BUS Inversion (DBI) Write is Enable: MR3 OP[7] = 1



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



Write Command w/ Write DBI Enabled; DM Enabled

Notes:

1. Data Mask (DM) is Disable: MR13 OP [5] = 1, Data BUS Inversion (DBI) Write is Enable: MR3 OP[7] = 1

Pre-Charge Operation

The PRECHARGE command is used to precharge or close a bank that has been activated. The PRECHARGE command is initiated with CS, and CA[5:0] in the proper state as defined by the Command Truth Table.

The PRECHARGE command can be used to precharge each bank independently or all banks simultaneously.

The AB flag and the bank address bit are used to determine which bank(s) to precharge. The precharged bank(s) will be available for subsequent row access tRPab after an all-bank PRECHARGE command is issued, or tRPpb after a single-bank PRECHARGE command is issued.

To ensure that LPDDR4 devices can meet the instantaneous current demands, the row-precharge time for an all-bank PRECHARGE (tRPab) is longer than the perbank precharge time (tRPpb).


Precharge Bank Selection

AB (CA[5], R1)	BA2 (CA[2], R2)	BA1 (CA[1], R2)	BA0 (CA[0], R2)	Precharged Bank(s)
0	0	0	0	Bank 0 only
0	0	0	1	Bank 1 only
0	0	1	0	Bank 2 only
0	0	1	1	Bank 3 only
0	1	0	0	Bank 4 only
0	1	0	1	Bank 5 only
0	1	1	0	Bank 6 only
0	1	1	1	Bank 7 only
1	Valid	Valid	Valid	All Banks




Burst Read Operation Followed by a PRECHARGE

The PRECHARGE command can be issued as early as BL/2 clock cycles after a READ command, but PRECHARGE cannot be issued until after tRAS is satisfied. A new bank ACTIVATE command can be issued to the same bank after the row PRECHARGE time (tRP) has elapsed. The minimum READ-to-PRECHARGE time must also satisfy a minimum analog time from the 2nd rising clock edge of the CAS-2 command. tRTP begins BL/2 - 8 clock cycles after the READ command. For LPDDR4 READ-to-PRECHARGE timings see table below.



Burst READ followed by PRECHARGE (Shown with BL16, 2tCK pre-ample)




Burst READ followed by PRECHARGE (Shown with BL32, 2tCK pre-ample)

Burst WRITE Followed by PRECHARGE

A Write Recovery time (t_{WR}) must be provided before a PRECHARGE command may be issued. This delay is referenced from the next rising edge of CK after the last latching DQS clock of the burst.

LPDDR4-SDRAM devices write data to the memory array in prefetch multiples (prefetch=16). An internal WRITE operation can only begin after a prefetch group has been clocked, so t_{WR} starts at the prefetch boundaries. The minimum WRITE-to-PRECHARGE time for commands to the same bank is $WL + BL/2 + 1 + RU(t_{WR}/t_{CK})$ clock cycles.



Burst WRITE Followed by PRECHARGE (Shown with BL16, 2tCK pre-amble)

Auto-PRECHARGE Operation

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the Auto-PRECHARGE function. When a READ, a WRITE or Masked Write command is issued to the device, the AP bit (CA5) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ, WRITE or Masked Write cycle.

If AP is LOW when the READ or WRITE command is issued, then the normal READ, WRITE or Masked Write burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ, WRITE or Masked Write command is issued, the Auto-PRECHARGE function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency), thus improving system performance for random data access.



Burst READ with Auto-PRECHARGE


If AP is HIGH when a READ command is issued, the READ with Auto-PRECHARGE function is engaged. An internal precharge procedure starts a following delay time after the READ command. And this delay time depends on BL setting.

BL = 16: nRTP


BL = 32: 8nCK + nRTP

For LPDDR4 Auto-PRECHARGE calculations. Following an Auto-PRECHARGE operation, an ACTIVATE command can be issued to the same bank if the following two conditions are both satisfied:

- The RAS precharge time (t_{RP}) has been satisfied from the clock at which the Auto-PRECHARGE began, or
- The RAS cycle time (t_{RC}) from the previous bank activation has been satisfied.



Burst READ with Auto-PRECHARGE (Shown with BL16, 2tCK pre-ample)




Burst READ with Auto-PRECHARGE (Shown with BL32, 2tCK pre-ample)

Burst WRITE with Auto-PRECHARGE

If AP is HIGH when a WRITE command is issued, the WRITE with Auto-PRECHARGE function is engaged. The device starts an Auto-PRECHARGE on the rising edge t_{WR} cycles after the completion of the Burst WRITE.

Following a WRITE with Auto-PRECHARGE, an ACTIVATE command can be issued to the same bank if the following conditions are met:

- The RAS precharge time (t_{RP}) has been satisfied from the clock at which the Auto-PRECHARGE began, and
- The RAS cycle time (t_{RC}) from the previous bank activation has been satisfied.



Burst WRITE with Auto-PRECHARGE (Shown with BL16, 2tCK pre-amble)

Auto-Precharge Operation


Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the Auto-Precharge function. When a READ, a WRITE or Masked Write command is issued to the device, the AP bit (CA5) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ, WRITE or Masked Write cycle. If AP is LOW when the READ or WRITE command is issued, then the normal READ, WRITE or Masked Write burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ, WRITE or Masked Write command is issued, the Auto-Precharge function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency), thus improving system performance for random data access.

Read with Auto-Precharge or Write/Mask Write with Auto-Precharge commands may be issued after tRCD has been satisfied. The LPDDR4 SDRAM RAS Lockout feature will schedule the internal precharge to assure that tRAS is satisfied.

tRC needs to be satisfied prior to issuing subsequent Activate commands to the same bank.

The following figure shows example of RAS lock function.



Command Input Timing with RAS lock


Notes:

1. tCK(AVG) = 0.938ns, Data Rate = 2133Mbps, tRCD(Min) = Max(18ns, 4nCK), tRAS(Min) = Max(42ns, 3nCK), nRTP = 8nCK, BL = 32
2. tRCD = 20nCK comes from Roundup(18ns/0.938ns)
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



Delay time from Write to Read with Auto-Precharge

In the case of write command followed by read with Auto-Precharge, controller must satisfy t_{WR} for the write command before initiating the DRAM internal Auto-Precharge. It means that $(t_{WTR} + nRTP)$ should be equal or longer than (t_{WR}) when BL setting is 16, as well as $(t_{WTR} + nRTP + 8nCK)$ should be equal or longer than (t_{WR}) when BL setting is 32. Refer to the following figure for details.



Delay time from Write to Read with Auto-Precharge

Notes:

1. Burst Length at Read = 16
2. DES commands are shown for ease of illustration; other commands may be valid at these times.



NANYA

Preliminary, Subject to change**NTC Proprietary****Level: Property****LPDDR4X 16Gb(QDP) SDRAM****16Gb: NT6AP256F64AU****Timing Between Commands (PRECHARGE and Auto-PRECHARGE): DQ ODT is Disable**

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
READ BL=16	PRECHARGE (to same bank as Read)	tRTP	tCK	1,6
	PRECHARGE All	tRTP	tCK	1,6
READ BL=32	PRECHARGE (to same bank as Read)	8tCK + tRTP	tCK	1,6
	PRECHARGE All	8tCK + tRTP	tCK	1,6
READ w/AP BL=16	PRECHARGE (to same bank as READ w/AP)	nRTP	tCK	1,10
	PRECHARGE All	nRTP	tCK	1,10
	Activate (to same bank as READ w/AP)	nRTP + tRPpb	tCK	1,8,10
	WRITE or WRITE w/AP (same bank)	Illegal	-	
	MASK-WR or MASK-WR w/AP (same bank)	Illegal	-	
	WRITE or WRITE w/AP (different bank)	$RL+RU(tDQSCK(max)/tCK)+BL/2+RD(trpST)-WL+tWPRE$	tCK	3,4,5
	MASK-WR or MASK-WR w/AP (different bank)	$RL+RU(tDQSCK(max)/tCK)+BL/2+RD(trpST)-WL+tWPRE$	tCK	3,4,5
	READ or READ w/AP (same bank)	Illegal	-	
	READ or READ w/AP (different bank)	BL/2	tCK	3

Timing Between Commands (PRECHARGE and Auto-PRECHARGE): DQ ODT is Disable (cont'd)

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
READ w/AP BL=32	PRECHARGE (to same bank as READ w/AP)	$8tCK + nRTP$	tCK	1,10
	PRECHARGE All	$8tCK + nRTP$	tCK	1,10
	Activate (to same bank as READ w/AP)	$8tCK + nRTP + tRPpb$	tCK	1,8,10
	WRITE or WRITE w/AP (same bank)	Illegal	-	
	MASK-WR or MASK-WR w/AP (same bank)	Illegal	-	
	WRITE or WRITE w/AP (different bank)	$RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - WL + tWPRE$	tCK	3,4,5
	MASK-WR or MASK-WR w/AP (different bank)	$RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - WL + tWPRE$	tCK	3,4,5
	READ or READ w/AP (same bank)	Illegal	-	
	READ or READ w/AP (different bank)	$BL/2$	tCK	3
WRITE BL=16 & 32	PRECHARGE (to same bank as WRITE)	$WL + BL/2 + tWR + 1$	tCK	1,7
	PRECHARGE All	$WL + BL/2 + tWR + 1$	tCK	1,7
MASK-WR BL=16	PRECHARGE (to same bank as MASK-WR)	$WL + BL/2 + tWR + 1$	tCK	1,7
	PRECHARGE All	$WL + BL/2 + tWR + 1$	tCK	1,7



Timing Between Commands (PRECHARGE and Auto-PRECHARGE): DQ ODT is Disable (cont'd)

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
WRITE w/AP BL=16 & 32	PRECHARGE (to same bank as WRITE w/AP)	$WL + BL/2 + nWR + 1$	tCK	1,11
	PRECHARGE All	$WL + BL/2 + nWR + 1$	tCK	1,11
	ACTIVATE (to same bank as WRITE w/AP)	$WL + BL/2 + nWR + 1 + tRPpb$	tCK	1,8,11
	WRITE or WRITE w/AP (same bank)	Illegal	-	
	READ or READ w/AP (same bank)	Illegal	-	
	WRITE or WRITE w/AP (different bank)	$BL/2$	tCK	3
	MASK-WR or MASK-WR w/AP (different bank)	$BL/2$	tCK	3
	READ or READ w/AP (different bank)	$WL + BL/2 + tWTR + 1$	tCK	3,9

Timing Between Commands (PRECHARGE and Auto-PRECHARGE): DQ ODT is Disable (cont'd)

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
MASK-WR w/AP BL=16	PRECHARGE (to same bank as MASK-WR w/AP)	$WL + BL/2 + nWR + 1$	tCK	1,11
	PRECHARGE All	$WL + BL/2 + nWR + 1$	tCK	1,11
	ACTIVATE (to same bank as MASK-WR w/AP)	$WL + BL/2 + nWR + 1 + tRPpb$	tCK	1,8,11
	WRITE or WRITE w/AP (same bank)	Illegal	-	3
	MASK-WR or MASK-WR w/AP (same bank)	Illegal	-	3
	WRITE or WRITE w/AP (different bank)	BL/2	tCK	3
	MASK-WR or MASK-WR w/AP (different bank)	BL/2	tCK	3
	READ or READ w/AP (same bank)	Illegal	-	3
	READ or READ w/AP (different bank)	$WL + BL/2 + tWTR + 1$	tCK	3,9

Timing Between Commands (PRECHARGE and Auto-PRECHARGE): DQ ODT is Disable (cont'd)

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
PRECHARGE	PRECHARGE (to same bank as PRECHARGE)	4	tCK	1
	PRECHARGE All	4	tCK	1
PRECHARGE All	PRECHARGE	4	tCK	1
	PRECHARGE All	4	tCK	1

Notes:

- For a given bank, the precharge period should be counted from the latest precharge command, whether per-bank or all-bank, issued to that bank. The precharge period is satisfied tRP after that latest precharge command.
- Any command issued during the minimum delay time as specified in the table above is illegal.
- After READ w/AP, seamless read operations to different banks are supported. After WRITE w/AP or MASK-WR w/AP, seamless write operations to different banks are supported. READ, WRITE, and MASK-WR operations may not be truncated or interrupted.
- tRPST values depend on MR1-OP[7] respectively.
- tWPRES values depend on MR1-OP[2] respectively.
- Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tRTP(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tRTP[ns] / tCK[ns])
- Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tWR(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tWR[ns] / tCK[ns])
- Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tRPpb(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tRPpb[ns] / tCK[ns])
- Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tWTR(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tWTR[ns] / tCK[ns])
- For Read w/AP the value is nRTP which is defined in Mode Register 2.
- For Write w/AP the value is nWR which is defined in Mode Register 1.



Timing Between Commands (read w/ AP and write command): DQ ODT is Enabled

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
READ w/AP BL=16	WRITE or WRITE w/AP (different bank)	$RL+RU(tDQSCK(max)/tCK)+BL/2$ $+RD(tRPST)-ODTLon-RD(tODTon,min/tCK)+1$	tCK	2, 3
	MASK-WR or MASK-WR w/AP (different bank)	$RL+RU(tDQSCK(max)/tCK)+BL/2$ $+RD(tRPST)-ODTLon-RD(tODTon,min/tCK)+1$	tCK	2, 3
READ w/AP BL=32	WRITE or WRITE w/AP (different bank)	$RL+RU(tDQSCK(max)/tCK)+BL/2$ $+RD(tRPST)-ODTLon-RD(tODTon,min/tCK)+1$	tCK	2, 3
	MASK-WR or MASK-WR w/AP (different bank)	$RL+RU(tDQSCK(max)/tCK)+BL/2$ $+RD(tRPST)-ODTLon-RD(tODTon,min/tCK)+1$	tCK	2, 3

Notes:

1. The rest of the timing about precharge and Auto-Precharge is same as DQ ODT is Disable case.
2. After READ w/AP, seamless read operations to different banks are supported. READ, WRITE, and MASK-WR operations may not be truncated or interrupted.
3. tRPST values depend on MR1-OP[7] respectively.

Refresh command

The REFRESH command is initiated with CS HIGH, CA0 LOW, CA1 LOW, CA2 LOW, CA3 HIGH and CA4 LOW at the first rising edge of the clock. Per-bank REFRESH is initiated with CA5 LOW at the first rising edge of the clock. All-bank REFRESH is initiated with CA5 HIGH at the first rising edge of the clock.

A per-bank REFRESH command (REFpb) is performed to the bank address as transferred on CA0, CA1 and CA2 at the second rising edge of the clock. Bank address BA0 is transferred on CA0, bank address BA1 is transferred on CA1 and bank address BA2 is transferred on CA2. A per-bank REFRESH command (REFpb) to the eight banks can be issued in any order. e.g. REFpb commands are issued in the following order: 1-3-0-2-4-7-5-6. After the eight banks have been refreshed using the per-bank REFRESH command the controller can send another set of per-bank REFRESH commands in the same order or a different order. e.g. REFpb commands are issued in the following order that is different from the previous order: 7-1-3-5-0-4-2-6. One of the possible order can also be a sequential round robin: 0-1-2-3-4-5-6-7. It is illegal to send a per-bank REFRESH command to the same bank unless all eight banks have been refreshed using the per-bank REFRESH command. The count of eight REFpb commands starts with the first REFpb command after a synchronization event.

The bank count is synchronized between the controller and the SDRAM by resetting the bank count to zero. Synchronization can occur upon issuing a RESET command or at every exit from self refresh. REFab command also synchronizes the counter between the controller and SDRAM to zero. The SDRAM device can be placed in self-refresh or a REFab command can be issued at any time without cycling through all eight banks using per-bank REFRESH command. After the bank count is synchronized to zero the controller can issue per-bank REFRESH commands in any order as described in the previous paragraph.

A REFab command issued when the bank counter is not zero will reset the bank counter to zero and the DRAM will perform refreshes to all banks as indicated by the row counter. If another refresh command (REFab or REFpb) is issued after the REFab command then it uses an incremented value of the row counter.

**Bank and Refresh counter increment behavior**

The table below shows examples of both bank and refresh counter increment behavior.

#	Sub#	Command	BA0	BA1	BA2	Refresh Bank#	Bank Counter #	Ref Counter # (Row Address #)
0	0	Reset, SRX or REFab					To 0	-
1	1	REFpb	0	0	0	0	0 to 1	n
2	2	REFpb	0	0	1	1	1 to 2	
3	3	REFpb	0	1	0	2	2 to 3	
4	4	REFpb	0	1	1	3	3 to 4	
5	5	REFpb	1	0	0	4	4 to 5	
6	6	REFpb	1	0	1	5	5 to 6	
7	7	REFpb	1	1	0	6	6 to 7	
8	8	REFpb	1	1	1	7	7 to 0	
9	1	REFpb	1	1	0	6	0 to 1	n + 1
10	2	REFpb	1	1	1	7	1 to 2	
11	3	REFpb	0	0	1	1	2 to 3	
12	4	REFpb	0	1	1	3	3 to 4	
13	5	REFpb	1	0	1	5	4 to 5	
14	6	REFpb	0	1	0	2	5 to 6	
15	7	REFpb	0	0	0	0	6 to 7	
16	8	REFpb	1	0	0	4	7 to 0	
17	1	REFpb	0	0	0	0	0 to 1	n + 2
18	2	REFpb	0	0	1	1	1 to 2	
19	3	REFpb	0	1	0	2	2 to 3	
20	0	REFab	V	V	V	0~7	To 0	n + 2
21	1	REFpb	1	1	0	6	0 to 1	n + 3
22	2	REFpb	1	1	1	7	1 to 2	
Snip								

A bank must be idle before it can be refreshed. The controller must track the bank being refreshed by the per-bank REFRESH command.

The REFpb command must not be issued to the device until the following conditions are met:

- tRFCab has been satisfied after the prior REFab command.
- tRFCpb has been satisfied after the prior REFpb command.
- tRP has been satisfied after the prior PRECHARGE command to that bank.
- tRRD has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than the one affected by the REFpb command).

The target bank is inaccessible during per-bank REFRESH cycle time (tRFCpb), however, other banks within the device are accessible and can be addressed during the cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in an active state or accessed by a READ or a WRITE command. When the per-bank REFRESH cycle has completed, the affected bank will be in the idle state.

After issuing REFpb, these conditions must be met:

- tRFCpb must be satisfied before issuing a REFab command.
- tRFCpb must be satisfied before issuing an ACTIVATE command to the same bank.
- tRRD must be satisfied before issuing an ACTIVATE command to a different bank.
- tRFCpb must be satisfied before issuing another REFpb command.

An all-bank REFRESH command (REFab) issues a REFRESH command to all banks. All banks must be idle when REFab is issued (for instance, by issuing a PRECHARGE-all command prior to issuing an all-bank REFRESH command). REFab also synchronizes the bank count between the controller and the SDRAM to zero. The REFab command must not be issued to the device until the following conditions have been met:

- tRFCab has been satisfied following the prior REFab command.
- tRFCpb has been satisfied following the prior REFpb command.
- tRP has been satisfied following the prior PRECHARGE commands.

When an all-bank refresh cycle has completed, all banks will be idle. After issuing REFab:

- tRFCab latency must be satisfied before issuing an ACTIVATE command.
- tRFCab latency must be satisfied before issuing a REFab or REFpb command.

REFRESH Command Scheduling Separation requirements

Symbol	Minimum Delay From	To	Notes
tRFCab	REFab	REFab	
		Activate command to any bank	
		REFpb	
tRFCpb	REFpb	REFab	
		Activate command to same bank as REFpb	
		REFpb	
tRRD	REFpb	Activate command to different bank than REFpb	
	Activate	REFpb	1
		Activate command to different bank than prior Activate command	

Notes:

1. A bank must be in the idle state before it is refreshed, so following an ACTIVATE command REFab is prohibited; REFpb is supported only if it affects a bank that is in the idle state.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU



All-Bank Refresh Operation

Notes:

1. DES commands are shown for ease of illustration; other commands may be valid at these times.
2. Activate Command is shown as an example. Other commands may be valid provided the timing specification is satisfied.



Per Bank Refresh to a different bank Operation

Notes:

1. DES commands are shown for ease of illustration; other commands may be valid at these times.
2. In the beginning of this example, the REFpb bank is pointing to bank 0.
3. Operations to banks other than the bank being refreshed are supported during the tpbR2pbR period.
4. Activate Command is shown as an example. Other commands may be valid provided the timing specification is satisfied.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



Per Bank Refresh to the same bank Operation

Notes:

1. DES commands are shown for ease of illustration; other commands may be valid at these times.
2. In the beginning of this example, the REFpb bank is pointing to bank 0.
3. Operations to banks other than the bank being refreshed are supported during the tRFCpb period.
4. Activate Command is shown as an example. Other commands may be valid provided the timing specification is satisfied.

In general, a Refresh command needs to be issued to the LPDDR4 SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 Refresh commands can be postponed during operation of the LPDDR4 SDRAM, meaning that at no point in time more than a total of 8 Refresh commands are allowed to be postponed and maximum number of pulled-in or postponed REF command is dependent on refresh rate. It is described in the table below. In case that 8 Refresh commands are postponed in a row, the resulting maximum interval between the surrounding Refresh commands is limited to $9 \times tREFI$. A maximum of 8 additional Refresh commands can be issued in advance ("pulled in"), with each one reducing the number of regular Refresh commands required later by one. Note that pulling in more than 8 Refresh commands in advance does not further reduce the number of regular Refresh commands required later, so that the resulting maximum interval between two surrounding Refresh commands is limited to $9 \times tREFI$.



At any given time, a maximum of 16 REF commands can be issued within $2 \times t_{REFI}$. Self-Refresh Mode may be entered with a maximum of eight Refresh commands being postponed. After exiting Self-Refresh Mode with one or more Refresh commands postponed, additional Refresh commands may be postponed to the extent that the total number of postponed Refresh commands (before and after the Self-Refresh) will never exceed eight. During Self-Refresh Mode, the number of postponed or pulled-in REF commands does not change.

And for per bank refresh, a maximum 8×8 per bank refresh commands can be postponed or pulled in for scheduling efficiency. At any given time, a maximum of $2 \times 8 \times 8$ per bank refresh commands can be issued within $2 \times t_{REFI}$.

Legacy Refresh Command Timing Constraints


MR4 OP[2:0]	Refresh rate	Max. No. of pulled-in or postponed REFab	Max. Interval between two REFab	Max. No. of REFab within $\max(2 \times t_{REFI} \times \text{refresh rate multiplier}, 16 \times t_{RFC})$	Per-bank Refresh
000B	Low Temp. Limit	N/A	N/A	N/A	N/A
001B	$4 \times t_{REFI}$	8	$9 \times 4 \times t_{REFI}$	16	1/8 of REFab
010B	$2 \times t_{REFI}$	8	$9 \times 2 \times t_{REFI}$	16	1/8 of REFab
011B	$1 \times t_{REFI}$	8	$9 \times t_{REFI}$	16	1/8 of REFab
100B	$0.5 \times t_{REFI}$	8	$9 \times 0.5 \times t_{REFI}$	16	1/8 of REFab
101B	$0.25 \times t_{REFI}$	8	$9 \times 0.25 \times t_{REFI}$	16	1/8 of REFab
110B	$0.25 \times t_{REFI}$	8	$9 \times 0.25 \times t_{REFI}$	16	1/8 of REFab
111B	High Temp. Limit	N/A	N/A	N/A	N/A

Modified REFRESH Command Timing Constraints


MR4 OP[2:0]	Refresh rate	Max. No. of pulled-in or postponed REFab	Max. Interval between two REFab	Max. No. of REFab within $\max(2 \times t_{REFI} \times \text{refresh rate multiplier}, 16 \times t_{RFC})$	Per-bank Refresh
000B	Low Temp. Limit	N/A	N/A	N/A	N/A
001B	$4 \times t_{REFI}$	2	$3 \times 4 \times t_{REFI}$	4	1/8 of REFab
010B	$2 \times t_{REFI}$	4	$5 \times 2 \times t_{REFI}$	8	1/8 of REFab
011B	$1 \times t_{REFI}$	8	$9 \times t_{REFI}$	16	1/8 of REFab
100B	$0.5 \times t_{REFI}$	8	$9 \times 0.5 \times t_{REFI}$	16	1/8 of REFab
101B	$0.25 \times t_{REFI}$	8	$9 \times 0.25 \times t_{REFI}$	16	1/8 of REFab
110B	$0.25 \times t_{REFI}$	8	$9 \times 0.25 \times t_{REFI}$	16	1/8 of REFab
111B	High Temp. Limit	N/A	N/A	N/A	N/A

Notes:

- For any thermal transition phase where Refresh mode is transitioned to either $2 \times t_{REFI}$ or $4 \times t_{REFI}$, DRAM will support the previous postponed refresh requirement provided the number of postponed refreshes is monotonically reduced to meet the new requirement. However, the pulled-in refresh commands in previous thermal phase are not applied in new thermal phase. Entering new thermal phase the controller must count the number of pulled-in refresh commands as zero, regardless of remaining pulled-in refresh commands in previous thermal phase.
- LPDDR4 devices are refreshed properly if memory controller issues refresh commands with same or shorter refresh period than reported by MR4 OP[2:0]. If shorter refresh period is applied, the corresponding requirements from Table apply. For example, when MR4 OP[2:0]=001B, controller can be in any refresh rate from $4 \times t_{REFI}$ to $0.25 \times t_{REFI}$. When MR4 OP[2:0]=010B, the only prohibited refresh rate is $4 \times t_{REFI}$.



Postponing Refresh Commands (Example)



Pulling-in Refresh Commands (Example)



NANYA

Preliminary, Subject to change

NTC Proprietary


Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Burst Read operation followed by Per Bank Refresh

The Per Bank Refresh command can be issued after $t_{RTP} + t_{RPpb}$ from Read command.




Burst Read operation followed by Per Bank Refresh

Notes:

1. BL = 16, Preamble = Toggle, Postamble = 0.5nCK, DQ/DQS: VSSQ termination
2. DQout n = data-out from column n.
3. In case of BL = 32, Delay time from Read to Per Bank Precharge is $8nCK + t_{RTP}$.
4. DES commands are shown for ease of illustration; other commands may be valid at these times.

The Per Bank Refresh command can be issued after t_{RC} from Read with Auto Precharge command.



Burst Read with Auto-Precharge operation followed by Per Bank Refresh

Notes:

1. BL = 16, Preamble = Toggle, Postamble = 0.5nCK, DQ/DQS: VSSQ termination
2. DQout n = data-out from column n.
3. t_{RC} needs to be satisfied prior to issuing subsequent Per Bank Refresh command.
4. DES commands are shown for ease of illustration; other commands may be valid at these times.



Refresh Requirement

Refresh Requirement Parameters per die for Single Channel SDRAM devices

Refresh Requirements		Symbol	4Gb	Unit
Density per Channel			4Gb	
Number of banks per channel			8	
Refresh Window (tREFW) (TCASE ≤ 85°C)	tREFW		32	ms
Refresh Window (tREFW) (1/2 Rate Refresh, 85°C < TCASE ≤ 95°C)	tREFW		16	ms
Refresh Window (tREFW) (1/4 Rate Refresh, 95°C < TCASE ≤ 105°C)	tREFW		8	ms
Required Number of REFRESH Commands in a tREFW window	R		8192	-
Average Refresh Interval (TCASE ≤ 85°C)	REFAB	tREFI	3.9	us
	REFPB	tREFIpb	488	ns
Average Refresh Interval (85°C < TCASE ≤ 95°C)	REFAB	tREFI	1.95	us
	REFPB	tREFIpb	244	ns
Average Refresh Interval (95°C < TCASE ≤ 105°C)	REFAB	tREFI	0.975	us
	REFPB	tREFIpb	122	ns
Refresh Cycle Time (All Banks)	tRFCab		180	ns
Refresh Cycle Time (Per Bank)	tRFCpb		90	ns
Per-bank Refresh to Per-bank Refresh different bank Time	tpbR2pbR		90	ns

Notes:

- Self Refresh abort feature is available for higher density devices starting with 12 Gb dual channel device and 6 Gb single channel device and tXSR_abort(min) is defined as tRFCpb + 17.5ns.



Self Refresh Operation

Self Refresh Entry and Exit

The Self Refresh command can be used to retain data in the LPDDR4 SDRAM, the SDRAM retains data without external Refresh command. The device has a built-in timer to accommodate Self Refresh operation. The Self Refresh is entered by Self Refresh Entry Command defined by having CS High, CA0 Low, CA1 Low, CA2 Low; CA3 High; CA4 High, CA5 Valid (Valid that means it is Logic Level, High or Low) for the first rising edge and CS Low, CA0 Valid, CA1 Valid, CA2 Valid, CA3 Valid, CA4 Valid, CA5 Valid at the second rising edge of the clock. Self Refresh command is only allowed when read data burst is completed and SDRAM is idle state.


During Self Refresh mode, external clock input is needed and all input pin of SDRAM are activated. SDRAM can accept the following commands, MRR-1, CAS-2, DES, SRX, MPC, MRW-1, and MRW-2 except PASR Bank/Segment setting.

LPDDR4 SDRAM can operate in Self Refresh in both the standard or elevated temperature ranges. SDRAM will also manage Self Refresh power consumption when the operating temperature changes, lower at low temperature and higher at high temperatures.

For proper Self Refresh operation, power supply pins (VDD1, VDD2 and VDDQ) must be at valid levels. However VDDQ may be turned off during Self-Refresh with Power Down after tESCKE is satisfied.

Prior to exiting Self-Refresh with Power Down, VDDQ must be within specified limits. The minimum time that the SDRAM must remain in Self Refresh model is tSR,min. Once Self Refresh Exit is registered, only MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are allowed until tXSR is satisfied.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when Self Refresh Exit is registered. Upon exit from Self Refresh, it is required that at least one REFRESH command (8 per-bank or 1 all-bank) is issued before entry into a subsequent Self Refresh. This REFRESH command is not included in the count of regular refresh commands required by the tREFI interval, and does not modify the postponed or pulled-in refresh counts; the REFRESH command does count toward the maximum refreshes permitted within 2 X tREFI.



Self Refresh Entry/Exit Timing


Notes:

1. MRR-1, CAS-2, DES, SRX, MPC, MRW-1 and MRW-2 except PASR Bank/Segment and SR Abort setting is allowed during Self Refresh.
2. DES commands are shown for ease of illustration; other commands may be valid at these times.



Power Down Entry and Exit during Self Refresh

Entering/Exiting Power Down Mode is allowed during Self Refresh mode in SDRAM. The related timing parameters between Self Refresh Entry/Exit and Power Down Entry/Exit are shown in figure below.




Self Refresh Entry/Exit Timing with Power Down Entry/Exit

Notes:

1. MRR-1, CAS-2, DES, SRX, MPC, MRW-1 and MRW-2 except PASR Bank/Segment and SR Abort setting is allowed during Self Refresh.
2. Input clock frequency can be changed or the input clock can be stopped or floated after tCKELCK satisfied and during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of tCKCKEH of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.
3. 2 Clock command for example.



Command input Timing after Power Down Exit



Command input timings after Power Down Exit during Self Refresh

Notes:

1. MRR-1, CAS-2, DES, SRX, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting is allowed during Self Refresh.
2. Input clock frequency can be changed or the input clock can be stopped or floated after tCKELCK satisfied and during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of tCKCKEH of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.
3. 2 Clock command for example.

AC Timing Table


Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
Self Refresh Timing					
Delay from SRE command to CKE Input low	tESCKE	Min	Max(1.75ns, 3tCK)	ns	1
Minimum Self Refresh Time	tSR	Min	Max(15ns, 3tCK)	ns	1
Exit Self Refresh to Valid commands	tXSR	Min	Max(tRFCab + 7.5ns, 2tCK)	ns	1,2

Notes:

1. Delay time has to satisfy both analog time(ns) and clock count(tCK).

It means that tESCKE will not expire until CK has toggled through at least 3 full cycles (3 * tCK) and 1.75ns has transpired.

The case which 3tCK is applied to is shown below.



tESCKE Timing

2. MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are only allowed during this period.

Self Refresh Abort

If MR4 OP[3] is enabled then DRAM aborts any ongoing refresh during Self Refresh exit and does not increment the internal refresh counter. Controller can issue a valid command after a delay of tXSR_abort instead of tXSR.

The value of tXSR_abort(min) is defined as tRFCpb + 17.5 ns.

Upon exit from Self Refresh mode, the LPDDR4 SDRAM requires a minimum of one extra refresh (8 per bank or 1 all bank) before entry into a subsequent Self Refresh mode. This requirement remains the same irrespective of the setting of the MR bit for self refresh abort.

Self refresh abort feature is available for higher density devices starting with 12 Gb dual channel device and 6Gb single channel device.





MODE REGISTER READ(MRR)

The Mode Register Read (MRR) command is used to read configuration and status data from the LPDDR4-SDRAM registers. The MRR command is initiated with CS and CA[5:0] in the proper state as defined by the Command Truth Table. The mode register address operands (MA[5:0]) allow the user to select one of 64 registers. The mode register contents are available on the first 4UI's data bits of DQ[7:0] after $RL \times t_{CK} + t_{DQSCK} + t_{DQSQ}$ following the MRR command. Subsequent data bits contain valid but undefined content. DQS is toggled for the duration of the Mode Register READ burst. The MRR has a command burst length 16.

MRR operation must not be interrupted.

DQ output mapping

BL	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DQ0	OP0				V											
DQ1	OP1				V											
DQ2	OP2				V											
DQ3	OP3				V											
DQ4	OP4				V											
DQ5	OP5				V											
DQ6	OP6				V											
DQ7	OP7				V											
DQ8-15	V															
DMI0-1	V															

Notes:

1. MRR data are extended to first 4 UI's for DRAM controller to sample data easily.
2. DBI may apply or may not apply during normal MRR. It's vendor specific. If read DBI is enable with MRS and vendor cannot support the DBI during MRR, DMI pin status should be low.
3. The read pre-amble and post-amble of MRR are same as normal read.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



Mode Register Read Operation


Notes:

1. Only BL=16 is supported
2. Only DES is allowed during tMRR period
3. There are some exceptions about issuing commands after tMRR. Refer to MRR/MRW Timing Constraints Table for detail.
4. DBI is Disable mode.
5. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.
6. DQ/DQS: VSSQ termination



MRR after Read and Write command

After a prior READ command, the MRR command must not be issued earlier than BL/2 clock cycles, in a similar way WL + BL/2 + 1 + RU(tWTR/tCK) clock cycles after a prior Write, Write with AP, Mask Write, Mask Write with AP and MPC Write FIFO command in order to avoid the collision of Read and Write burst data on SDRAM's internal Data bus.



READ to MRR Timing

Notes:

1. The minimum number of clock cycles from the burst READ command to the MRR command is BL/2.
2. Read BL = 32, MRR BL = 16, RL = 14, Preamble = Toggle, Postamble = 0.5nCK, DBI = Disable, DQ/DQS: VSSQ termination
3. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU




Write to MRR Timing

Notes:

1. Write BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination.
2. Only DES is allowed during tMRR period.
3. Din n = data-in to column n.
4. The minimum number of clock cycles from the burst write command to MRR command is $WL + BL/2 + 1 + RU(tWTR/tCK)$.
5. tWTR starts at the rising edge of CK after the last latching edge of DQS.
6. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.

MRR after Power-Down Exit

Following the power-down state, an additional time, tMRRI, is required prior to issuing the mode register read (MRR) command. This additional time (equivalent to tRCD) is required in order to be able to maximize power-down current savings by allowing more power-up time for the MRR data path after exit from power-down mode.



MRR Following Power-Down

Notes:


1. Only DES is allowed during tMRR period.
2. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.

Mode Register Read/Write AC timing

Parameter	Symbol	Min/Max	Data Rate	Unit	Notes
Mode Register Read/Write Timing					
Additional time after tXP has expired until MRR command may be issued	tMRRI	Min	tRCD + 3nCK	-	
MODE REGISTER READ command period	tMRR	Min	8	nCK	
MODE REGISTER WRITE command period	tMRW	Min	MAX(10ns, 10nCK)	-	
Mode register set command delay	tMRD	Min	max(14ns, 10nCK)	-	

Mode Register Write (MRW) Operation

The Mode Register Write (MRW) command is used to write configuration data to the mode registers. The MRW command is initiated by setting CKE, CS, and CA[5:0] to valid levels at a rising edge of the clock (see Command Truth Table). The mode register address and the data written to the mode registers is contained in CA[5:0] according to the Command Truth Table. The MRW command period is defined by tMRW. Mode register Writes to read-only registers have no impact on the functionality of the device.



Mode Register Write Timing

Notes:

1. Only Deselect command is allowed during tMRW and tMRD periods.

Mode Register Write

MRW can be issued from either a Bank-Idle or Bank-Active state. Certain restrictions may apply for MRW from an Active state.

Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)

Current State	Command	Intermediate State	Next State
SDRAM		SDRAM	SDRAM
All Banks Idle	MRR	Mode Register Reading (All Banks Idle)	All Banks Idle
	MRW	Mode Register Writing (All Banks Idle)	All Banks Idle
Bank(s) Active	MRR	Mode Register Reading	Bank(s) Active
	MRW	Mode Register Writing	Bank(s) Active



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

MRR/MRW Timing Constraints: DQ ODT is Disable

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
MRR	MRR	tMRR	-	
	RD/RDA	tMRR	-	
	WR/WRA/ MWR/MWRA	$RL+RU(tDQSCK(max)/tCK)+BL/2$ $-WL+tWPRE+RD(tRPST)$	nCK	
	MRW	$RL+RU(tDQSCK(max)/tCK)+BL/2+3$	nCK	
RD/RDA	MRR	BL/2	nCK	
WR/WRA/ MWR/MWRA		$WL+1+BL/2+RU(tWTR/tCK)$	nCK	
MRW		tMRD	-	
Power Down Exit		tXP+tMRRI	-	
MRW	RD/RDA	tMRD	-	
	WR/WRA/ MWR/MWRA	tMRD	-	
	MRW	tMRW	-	
RD/ RD FIFO/ RD DQ CAL	MRW	$RL+BL/2+RU(tDQSCKmax/tCK)+RD(tRPST)$ $+max(RU(7.5ns/tCK),8nCK)$	nCK	
RD with Auto-Precharge		$RL+BL/2+RU(tDQSCKmax/tCK)+RD(tRPST)$ $+max(RU(7.5ns/tCK),8nCK)+nRTP-8$	nCK	
WR/ MWR/ WR FIFO		$WL+1+BL/2+max(RU(7.5ns/tCK),8nCK)$	nCK	
WR/MWR with Auto-Precharge		$WL+1+BL/2+max(RU(7.5ns/tCK),8nCK)+nWR$	nCK	


MRR/MRW Timing Constraints: DQ ODT is Enable

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
MRR	MRR	Same as ODT Disable Case	-	
	RD/RDA			
	WR/WRA/ MWR/MWRA	$RL+RU(tDQSCK(max)/tCK)+BL/2-ODTLon$ $-RD(tODTon(min)/tCK)+RD(tRPST)+1$	nCK	
	MRW	Same as ODT Disable Case	-	
RD/RDA	MRR	Same as ODT Disable Case	-	
WR/WRA/ MWR/MWRA				
MRW				
Powe Down Exit				
MRW	RD/RDA	Same as ODT Disable Case	-	
	WR/WRA/ MWR/MWRA			
	MRW			
RD/ RD FIFO/ RD DQ CAL	MRW	Same as ODT Disable Case	-	
RD with Auto-Precharge				
WR/ MWR/ WR FIFO				
WR/MWR with Auto-Precharge				




V_{REF} Current Generator (VRCG)

LPDDR4 SDRAM V_{REF} current generators (VRCG) incorporate a high current mode to reduce the settling time of the internal V_{REF}(DQ) and V_{REF}(CA) levels during training and when changing frequency set points during operation. The high current mode is enabled by setting MR13[OP3] = 1. Only Deselect commands may be issued until tVRCG_ENABLE is satisfied. tVRCG_ENABLE timing is shown in figure below.



VRCG Enable timing

VRCG high current mode is disabled by setting MR13[OP3] = 0. Only Deselect commands may be issued until tVRCG_DISABLE is satisfied. tVRCG_DISABLE timing is shown in figure below.



VRCG Disable timing

Note that LPDDR4 SDRAM devices support V_{REF}(CA) and V_{REF}(DQ) range and value changes without enabling VRCG high current mode.


VRCG Enable/Disable Timing

Speed		533/1066/1600/2133/2667/ 3200/3733		Unit	Notes
Parameter	Symbol	Min	Max		
V _{REF} high current mode enable time	tVRCG_ENABLE	-	200	ns	
V _{REF} high current mode disable time	tVRCG_DISABLE	-	100	ns	

CA V_{REF} Training

The DRAM internal CA V_{REF} specification parameters are voltage operating range, stepsize, V_{REF} set tolerance, V_{REF} step time and V_{REF} valid level.


The voltage operating range specifies the minimum required V_{REF} setting range for LPDDR4 DRAM devices. The minimum range is defined by V_{REFmax} and V_{REFmin} as depicted in figure below.



The VREF stepsize is defined as the stepsize between adjacent steps. However, for a given design, DRAM has one value for VREF step size that falls within the range.

The VREF set tolerance is the variation in the VREF voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for VREF set tolerance uncertainty. The range of VREF set tolerance uncertainty is a function of number of steps n .

The VREF set tolerance is measured with respect to the ideal line which is based on the two endpoints. Where the endpoints are at the min and max VREF values for a specified range. An illustration depicting an example of the stepsize and VREF set tolerance is below.



Example of VREF set tolerance (max case only shown) and step size

The VREF increment/decrement step times are define by VREF_time-short, Middle and long. The VREF_time-short, VREF_time-Middle and VREF_time-long is defined from TS to TE as shown in the figure below where TE is referenced to when the VREF voltage is at the final DC level within the VREF valid tolerance(VREF_val_tol).

The VREF valid level is defined by VREF_val tolerance to qualify the step time TE as shown in figure below. This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any VREF increment/decrement adjustment. This parameter is only applicable for DRAM component level validation/characerization.


VREF_time-Short is for a single stepsize increment/decrement change in VREF voltage.

VREF_time-Middle is at least 2 stepsizes increment/decrement change within the same VREFCA range in VREF voltage.

VREF_time-Long is the time including up to VREFmin to VREFmax or VREFmax to VREFmin change across the VREFCA Range in VREF voltage.

TS - is referenced to MRS command clock

TE - is referenced to the VREF_val_tol



VREF_time for Short, Middle and Long Timing Diagram


The MRW command to the mode register bits are as follows.

MR12 OP[5:0] : VREF(CA) Setting


MR12 OP[6] : VREF(CA) Range




The minimum time required between two VREF MRS commands is VREF_time-short for single step and VREF_time-Middle for a full voltage range step.




VREF step single stepsize increment case



VREF step single stepsize decrement case



VREF full step from VREFmin to VREFmax case



VREF full step from VREFmax to VREFmin case

CA Internal VREF Specifications

The table below contains the CA internal VREF specifications that will be characterized at the component level for compliance.

Parameter	Symbol	Min	Typ	Max	Unit	Notes
VREF Max operating point Range0	VREF_max_R0	-	-	44.9%	VDDQ	1,11
VREF Min operating point Range0	VREF_min_R0	15%	-	-	VDDQ	1,11
VREF Max operating point Range1	VREF_max_R1	-	-	62.9%	VDDQ	1,11
VREFMin operating point Range1	VREF_min_R1	32.9%	-	-	VDDQ	1,11
VREF Stepsize	VREF_step	0.50%	0.60%	0.70%	VDDQ	2
VREFSet Tolerance	VREF_set_tol	-11	0	11	mV	3,4,6
		-1.1	0	1.1	mV	3,5,7
VREF Step Time	VREF_time-Short	-	-	100	ns	8
	VREF_time_Middle	-	-	200	ns	12
	VREF_time-Long	-	-	250	ns	9
	VREF_time_weak	-	-	1	ms	13,14
VREF Valid tolerance	VREF_val_tol	-0.10%	0.00%	0.10%	VDDQ	10


Notes:

- VREF DC voltage referenced to VDD2_DC.
- VREF stepsize increment/decrement range. VREF at DC level.
- $V_{REF_new} = V_{REF_old} + n \cdot V_{REF_step}$; n= number of steps; if increment use "+"; If decrement use "-".
- The minimum value of VREF setting tolerance = $V_{REF_new} - 11mV$. The maximum value of VREF setting tolerance = $V_{REF_new} + 11mV$.
For $n > 4$.
- The minimum value of VREF setting tolerance = $V_{REF_new} - 1.1mV$. The maximum value of VREF setting tolerance = $V_{REF_new} + 1.1mV$.
For $n \leq 4$.
- Measured by recording the min and max values of the VREF output over the range, drawing a straight line between those points and comparing all other VREF output settings to that line.
- Measured by recording the min and max values of the VREF output across 4 consecutive steps($n=4$), drawing a straight line between those points and comparing all other VREF output settings to that line.
- Time from MRS command to increment or decrement one step size for VREF.
- Time from MRS command to increment or decrement VREFmin to VREFmax or VREFmax to VREFmin change across the VREFCA Range in VREF voltage.
- Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. VREF valid is to qualify the step times which will be characterized at the component level.
- DRAM range 0 or 1 set by MR12 OP[6].
- Time from MRS command to increment or decrement more than one step size up to a full range of VREF voltage within the same VREFCA range.
- Applies when VRCG high current mode is not enabled, specified by MR13[OP3] = 0.
- VREF_time_weak covers all VREF(CA) Range and Value change conditions are applied to VREF_time_Short/Middle/Long.

DQ V_{REF} Training

The DRAM internal DQ V_{REF} specification parameters are voltage operating range, stepsize, V_{REF} set tolerance, V_{REF} step time and V_{REF} valid level.

The voltage operating range specifies the minimum required V_{REF} setting range for LPDDR4 DRAM devices. The minimum range is defined by V_{REFmax} and V_{REFmin} as depicted in figure below.




The VREF stepsize is defined as the stepsize between adjacent steps. However, for a given design, DRAM has one value for VREF step size that falls within the range.

The VREF set tolerance is the variation in the VREF voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for VREF set tolerance

uncertainty. The range of VREF set tolerance uncertainty is a function of number of steps n .

The VREF set tolerance is measured with respect to the ideal line which is based on the two endpoints. Where the endpoints are at the min and max VREF values for a specified range. An illustration depicting an example of the stepsize and VREF set tolerance is shown in below.



Example of VREF set tolerance (max case only shown) and stepsize

The VREF increment/decrement step times are define by VREF_time-short, Middle and long. The VREF_time-short, VREF_time-Middle and VREF_time-long is defined from TS to TE as shown in the figure below where TE is referenced to when the VREF voltage is at the final DC level within the VREFvalid tolerance(VREF_val_tol).

The VREF valid level is defined by VREF_val tolerance to qualify the step time TE as shown in figure below. This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any VREF increment/decrement adjustment. This parameter is only applicable for DRAM component level validation/characerization.


VREF_time-Short is for a single stepsize increment/decrement change in VREF voltage.

VREF_time-Middle is at least 2 stepsizes increment/decrement change within the same VREFDQ range in VREF voltage.

VREF_time-Long is the time including up to VREFmin to VREFmax or VREFmax to VREFmin change across the VREFDQ Range in VREF voltage.

TS - is referenced to MRS command clock

TE - is referenced to the VREF_val_tol




VREF_time for Short, Middle and Long Timing Diagram

The MRW command to the mode register bits are as follows.


MR14 OP[5:0] : VREF(DQ) Setting

MR14 OP[6] : VREF (DQ) Range


The minimum time required between two VREF MRS commands is VREF_time-short for single step and VREF_time-Middle for a full voltage range step.




VREF step single stepsize increment case



VREF step single stepsize decrement case



VREF full step from VREFmin to VREFmax case



VREF full step from VREFmax to VREFmin case

DQ Internal VREF Specifications

The table below contains the DQ internal VREF specifications that will be characterized at the component level for compliance.

Parameter	Symbol	Min	Typ	Max	Unit	Notes
VREF Max operating point Range0	VREF_max_R0	-	-	44.9%	VDDQ	1,11
VREF Min operating point Range0	VREF_min_R0	15%	-	-	VDDQ	1,11
VREF Max operating point Range1	VREF_max_R1	-	-	62.9%	VDDQ	1,11
VREF Min operating point Range1	VREF_min_R1	32.9%	-	-	VDDQ	1,11
VREF Stepsize	VREF_step	0.50%	0.60%	0.70%	VDDQ	2
VREF Set Tolerance	VREF_set_tol	-11	0	11	mV	3,4,6
		-1.1	0	1.1	mV	3,5,7
VREF Step Time	VREF_time-Short	-	-	100	ns	8
	VREF_time_Middle	-	-	200	ns	12
	VREF_time-Long	-	-	250	ns	9
	VREF_time_weak	-	-	1	ms	13,14
VREF Valid tolerance	VREF_val_tol	-0.10%	0.00%	0.10%	VDDQ	10

Notes:

- VREF DC voltage referenced to VDDQ_DC.
- VREF stepsizes increment/decrement range. VREF at DC level.
- $V_{REF_new} = V_{REF_old} + n \cdot V_{REF_step}$; n= number of steps; if increment use "+"; If decrement use "-".
- The minimum value of VREF setting tolerance = $V_{REF_new} - 11mV$. The maximum value of VREF setting tolerance = $V_{REF_new} + 11mV$.
For $n > 4$.
- The minimum value of VREF setting tolerance = $V_{REF_new} - 1.1mV$. The maximum value of VREF setting tolerance = $V_{REF_new} + 1.1mV$.
For $n < 4$.
- Measured by recording the min and max values of the VREF output over the range, drawing a straight line between those points and comparing all other VREF output settings to that line.
- Measured by recording the min and max values of the VREF output across 4 consecutive steps($n=4$), drawing a straight line between those points and comparing all other VREF output settings to that line.
- Time from MRS command to increment or decrement one step size for VREF.
- Time from MRS command to increment or decrement VREFmin to VREFmax or VREFmax to VREFmin change across the VREFDQ Range in VREF voltage.
- Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. VREF valid is to qualify the step times which will be characterized at the component level.
- DRAM range 0 or 1 set by MR14 OP[6].
- Time from MRS command to increment or decrement more than one step size up to a full range of VREF voltage within the same VREFDQ range.
- Applies when VRCG high current mode is not enabled, specified by MR13[OP3] = 0.
- VREF_time_weak covers all VREF(DQ) Range and Value change conditions are applied to VREF_time_Short/Middle/Long.

Command Bus Training

Command Bus Training for x16 mode

The LPDDR4-SDRAM command bus must be trained before enabling termination for high-frequency operation. LPDDR4 provides an internal $V_{REF}(CA)$ that defaults to a level suitable for un-terminated, low-frequency operation, but the $V_{REF}(CA)$ must be trained to achieve suitable receiver voltage margin for terminated, high-frequency operation. The training mode described here centers the internal $V_{REF}(CA)$ in the CAdat eye and at the same time allows for timing adjustments of the CS and CA signals to meet setup/hold requirements. Because it can be difficult to capture commands prior to training the CA inputs, the training mode described here uses a minimum of external commands to enter, train, and exit the Command Bus Training mode.

NOTES: it is up to the system designer to determine what constitutes “low-frequency” and “high-frequency” based on the capabilities of the system. Low-frequency should then be defined as an operating frequency in which the system can reliably communicate with the SDRAM before Command Bus Training is executed.

The LPDDR4-SDRAM die has a bond-pad (ODT-CA) for multi-rank operation. In a multi-rank system, the terminating rank should be trained first, followed by the nonterminating rank(s).

The LPDDR4-SDRAM uses Frequency Set-Points to enable multiple operating settings for the die. The LPDDR4-SDRAM defaults to FSP-OP[0] at power-up, which has the default settings to operate in un-terminated, low-frequency environments. Prior to training, the mode register settings should be configured by setting MR13 OP[6]=1B (FSP-WR[1]) and setting all other mode register bits for FSP-OP[1] to the desired settings for high-frequency operation. Prior to entering Command Bus Training, the SDRAM will be operating from FSP-OP[x]. Upon Command Bus Training entry when CKE is driven LOW, the LPDDR4-SDRAM will automatically switch to the alternate FSP register set (FSP-OP[y]) and use the alternate register settings during training. Upon training exit when CKE is driven HIGH, the LPDDR4-SDRAM will automatically switch back to the original FSP register set (FSP-OP[x]), returning to the “known-good” state that was operating prior to training. The training values for $V_{REF}(CA)$ are not retained by the DRAM in FSP-OP[y] registers, and must be written to the registers after training exit.

1. To enter Command Bus Training mode, issue a MRW-1 command followed by a MRW-2 command to set MR13 OP[0]=1B (Command Bus Training Mode Enabled).
2. After time tMRD, CKE may be set LOW, causing the LPDDR4-SDRAM to switch from FSP-OP[x] to FSP-OP[y], and completing the entry into Command Bus Training mode.

A status of DQS, $\overline{DQS}$, DQ and DMI are as follows, and DQ ODT state of DQS, $\overline{DQS}$, DQ and DMI will be followed by MR11 OP[2:0]: DQ ODT and MR13 OP[7]: FSP-OP except output pins.

- DQS[0], $\overline{DQS}$ [0] become input pins for capturing DQ[6:0] levels by its toggling.
 - DQ[5:0] become input pins for setting VREF(CA) Level.
 - DQ[6] becomes a input pin for setting VREF (CA) Range.
 - DQ[7] and DMI[0] become input pins and their input level is Valid level or floating, either way is fine.
 - DQ[13:8] become output pins to feedback its capturing value via command bus by CS signal.
 - DQS[1], $\overline{DQS}$ [1], DMI[1] and DQ[15:14] become output pins or disable, it means that SDRAM may drive to a valid level or left floating.
3. At time tCAENT later, LPDDR4 SDRAM can accept to change its VFREF(ca) Range and Value using input signals of DQS[0], $\overline{DQS}$ [0] and DQ[6:0] from existing value that's setting via MR12 OP[6:0]. The mapping between MR12 OP code and DQs is shown in the following table. At least one VREFCA setting is required before proceed to next training steps.

Mapping of MR12 OP Code and DQ Numbers

	Mapping						
MR12 OP Code	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DQ Number	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0

4. The new VREF(CA) value must "settle" for time tVREF_LONG before attempting to latch CA information.
5. To verify that the receiver has the correct VREF(CA) setting and to further train the CA eye relative to clock (CK), values latched at the receiver on the CA bus are asynchronously output to the DQ bus.
6. To exit Command Bus Training mode, drive CKE HIGH, and after time tVREF_LONG issue the MRW-1 command followed by the MRW-2 command to set MR13 OP[0]=0B. After time tMRW the LPDDR4-SDRAM is ready for normal operation. After training exit the LPDDR4-SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.

Command Bus Training may executed from IDLE or Self Refresh states. When executing CBT within the Self Refresh state, the SDRAM must not be a power down state (i.e. CKE must be HIGH prior to training entry).

Command Bus Training entry and exit is the same, regardless of the SDRAM state from which CBT is initiated.

Training Sequence for single-rank systems

Note that a example shown here is assuming an initial low-frequency, no-terminating operating point, training a high-frequency, terminating operating point. The green text is low-frequency, magenta text is high-frequency. Any operating point may be trained from any known good operating point.

1. Set MR13 OP[6]=1_B to enable writing to Frequency Set Point 'y' (FSP-WR[y]) (or FSP-OP[x], See note).
2. Write FSP-WR[y] (or FSP-WR[x]) registers for all channels to set up high-frequency operating parameters.
3. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode.
4. Drive CKE LOW, and change CK frequency to the high-frequency operating point.
5. Perform Command Bus Training (V_{REFCA}, CS, and CA).
6. Exit training, a change CK frequency to the low-frequency operating point prior to driving CKE HIGH, then issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
7. Write the trained values to FSP-WR[y] (or FSP-WR[x]) by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
8. Issue MRW-1 and MRW-2 commands to switch to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained and you may proceed to other training or normal operation.

Training Sequence for multi-rank systems

Note that an example shown here is assuming an initial low-frequency operating point, training a high-frequency operating point. The green text is low-frequency, magenta text is high-frequency. Any operating point may be trained from any known good operating point.

1. Set MR13 OP[6]=1_B to enable writing to Frequency Set Point 'y' (FSP-WR[y]) (or FSP-WR[x], See Note).
2. Write FSP-WR[y] (or FSP-WR[x]) registers for all channels and ranks to set up high frequency operating parameters.
3. Read MR0 OP[7] on all channels and ranks to determine which die are terminating, signified by MR0 OP[7]=1_B.
4. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode on the terminating rank.
5. Drive CKE LOW on the terminating rank (or all ranks), and change CK frequency to the high-frequency operating point.
6. Perform Command Bus Training on the terminating rank (V_{REFCA}, CS, and CA).
7. Exit training by driving CKE HIGH, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands to write the trained values to FSP-WR[y] (or FSP-WR[x]). When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
8. Issue MRW-1 and MRW-2 command to enter training mode on the non-terminating rank (but keep CKE HIGH)
9. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point.
10. Drive CKE LOW on the non-terminating (or all) ranks. The non-terminating rank(s) will now be using FSP-OP[y] (or FSP-OP[x]).
11. Perform Command Bus Training on the non-terminating rank (V_{REFCA}, CS, and CA).
12. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[x] (or FSP-OP[y]) to turn off termination.
13. Exit training by driving CKE HIGH on the non-terminating rank, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
14. Write the trained values to FSP-WR[y] (or FSP-WR[x]) by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
15. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained for both ranks and you may proceed to other training or normal operation.



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU


Relation between CA input pin DQ output pin.

Mapping of CA Input pin and DQ Output pin.

	Mapping					
CA Number	CA5	CA4	CA3	CA2	CA1	CA0
DQ Number	DQ13	DQ12	DQ11	DQ10	DQ9	DQ8

Timing Diagram

The basic Timing diagrams of Command Bus Training are shown in the following figures.



Entering Command Bus Training Mode and CA Training Pattern Input and Output with V_{REFCA} Value Update

Notes:

1. After tCKELCK clock can be stopped or frequency changed any time.
2. The input clock condition should be satisfied tCKPRECS and tCKPSTCS.
3. Continue to Drive CK and Hold CS pins low until tCKELCK after CKE is low (which disables command decoding).
4. DRAM may or may not capture first rising/falling edge of DQS/ $\overline{\text{DQS}}$ due to an unstable first rising edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every DQS input signal at capturing DQ[6:0] signals. The captured value of DQ[6:0] signal level by each DQS edges are overwritten at any time and the DRAM updates its VREFca setting of MR12 temporary after time tVREFca_Long.
5. tVREF_LONG may be reduced to tVREF_SHORT if the following conditions are met: 1) The new Vref setting is a single step above or below the old Vref setting, and 2) The DQS pulses a single time, or the new Vref setting value on DQ[6:0] is static and meets tDSTRAIN/tDHTRAIN for every DQS pulse applied.
6. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT_CA disabled then termination will not enable in CA Bus Training mode. If the ODT_CA pad is bonded to Vss, ODT_CA termination will never enable for that die.
7. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e. the inverse of the FSP programmed in the FSP-OP mode register.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



Consecutive V_{REFCA} Value Update

Notes:

1. After tCKELCK clock can be stopped or frequency changed any time.
2. The input clock condition should be satisfied tCKPRECS.
3. Continue to Drive CK and Hold CS pins low until tCKELCK after CKE is low (which disables command decoding).
4. DRAM may or may not capture first rising/falling edge of DQS_{t/c} due to an unstable first rising edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every DQS input signal at capturing DQ6:0 signals.
The captured value of DQ6:0 signal level by each DQS edges are overwritten at any time and the DRAM updates its VREFca setting of MR12 temporary after time tVREFca_Long.
5. tVREF_LONG may be reduced to tVREF_SHORT if the following conditions are met: 1) The new Vref setting is a single step above or below the old Vref setting, and 2) The DQS pulses a single time, or the new Vref setting value on DQ[6:0] is static and meets tDSTRAIN/tDHTRAIN for every DQS pulse applied.
6. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT_CA disabled then termination will not enable in CA Bus Training mode. If the ODT_CA pad is bonded to Vss, ODT_CA termination will never enable for that die.
7. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e. the inverse of the FSP programmed in the FSP-OP mode register.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



Exiting Command Bus Training Mode with Valid Command

Notes:

1. Clock can be stopped or frequency changed any time before tCKCKEH. CK must meet tCKCKEH before CKE is driven high.
When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
2. CS must be Deselect (low) tCKCKEH before CKE is driven high.
3. When CKE is driven high, the SDRAM's ODT_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]).
Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
4. Training values are not retained by the SDRAM, and must be written to the FSP-OP register set before returning to operation at the trained frequency.
Example: VREF(ca) will return to the value programmed in the original set point.
5. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



Exiting Command Bus Training Mode with Power Down Entry

Notes:

1. Clock can be stopped or frequency changed any time before tCKCKEH. CK must meet tCKCKEH before CKE is driven high. When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
2. CS must be Deselect (low) tCKCKEH before CKE is driven high.
3. When CKE is driven high, the SDRAM's ODT_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]).
Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
4. Training values are not retained by the SDRAM, and must be written to the FSP-OP register set before returning to operation at the trained frequency. Example: VREF(ca) will return to the value programmed in the original set point.
5. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Command Bus Training AC Timing Table

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
			533/1066/1600/2133/2667/ 3200/3733		
Command Bus Training Timing					
Valid Clock Requirement after CKE Input low	tCKELCK	Min	max(5ns, 5nCK)	tCK	
Data Setup for V _{REF} Training Mode	tDStrain	Min	2	ns	
Data Hold forV _{REF} Training Mode	tDHtrain	Min	2	ns	
Asynchronous Data Read	tADR	Max	20	ns	
CA Bus Training Command to CA Bus Training Command Delay	tCACD	Min	RU(tADR/tCK)	tCK	2
Valid Strobe Requirement before CKE Low	tDQSCKE	Min	10	ns	1
First CA Bus Training Command Following CKE Low	tCAENT	Min	250	ns	
V _{REF} Step Time – multiple steps	tV _{REF} CA_LONG	Max	250	ns	
V _{REF} Step Time – one step	tV _{REF} CA_SHORT	Max	80	ns	
Valid Clock Requirement before CS High	tCKPRECS	Min	2tCK + tXP (tXP = max(7.5ns, 5nCK))	-	
Valid Clock Requirement after CS High	tCKPSTCS	Min	max(7.5ns, 5nCK))	-	
Minimum delay from CS to DQS toggle in command bus training	tCS_V _{REF}	Min	2	tCK	
Minimum delay from CKE High to Strobe High Impedance	tCKEHDQS		10	ns	
Clock and Command Valid before CKE High	tCKCKEH	Min	max(1.75ns, 3nCK)	tCK	
CA Bus Training CKE High to DQ Tri-state	tMRZ	Min	1.5	ns	
ODT turn-on Latency from CKE	tCKELODTon	Min	20	ns	
ODT turn-off Latency from CKE	tCKELODToff	Min	20	ns	
Exit Command Bus Training Mode to next vaild command delay	tXCBT_Short	Min	max(5nCK, 200ns)	-	3
	tXCBT_Middle	Min	max(5nCK, 200ns)	-	3
	tXCBT_Long	Min	max(5nCK, 250ns)	-	3

Notes:

1. DQS has to retain a low level during tDQSCKE period, as well as $\overline{\text{DQS}}$ has to retain a high level.
2. If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.
3. Exit Command Bus Training Mode to next valid command delay Time depends on value of V_{REF}(CA) setting:
MR12 OP[5:0] and V_{REF}(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in tFC value mapping.
Additionally exit Command Bus Training Mode to next valid command delay Time may affect V_{REF}(DQ) setting.
Settling time of V_{REF}(DQ) level is same as V_{REF}(CA) level.

Command Bus Training for Byte (x8) mode

The LPDDR4-SDRAM command bus must be trained before enabling termination for high-frequency operation. LPDDR4 provides an internal VREF(ca) that defaults to a level suitable for un-terminated, low-frequency operation, but the VREF(ca) must be trained to achieve suitable receiver voltage margin for terminated, high-frequency operation. The training methodology described here centers the internal VREF(ca) in the CAdata eye and at the same time allows for timing adjustments of the CS and CA signals to meet setup/hold requirements. Because it can be difficult to capture commands prior to training the CA inputs, the training methodology described here uses a minimum of external commands to enter, train, and exit the Command Bus Training methodology.

NOTES: it is up to the system designer to determine what constitutes “low-frequency” and “high-frequency” based on the capabilities of the system. Low-frequency should then be defined as an operating frequency in which the system can reliably communicate with the SDRAM before Command Bus Training is executed.

The Byte mode LPDDR4-SDRAM (x8 2ch.) is supported two Command Bus Training (CBT) modes and their feature is as follows.

Mode1: DQ[6:0] only uses as output and VrefCA input procedure removes from CBT function of x16 2ch. device.

Mode2: The status (Input or Output) of DQ[6:0] is controlled by DQ[7] pin.

Above-mentioned CBT mode is selected by MRx [OPy].

The LPDDR4-SDRAM die has a bond-pad (ODT-CA) for multi-rank operation. In a multi-rank system, the terminating rank should be trained first, followed by the nonterminating rank(s). See the ODT section for more information.

The corresponding DQ pins in this definition depends on the package configuration. DQ0 becomes DQ8 in some cases, as well as DQ1 to DQ6.

Training Mode 1

The LPDDR4-SDRAM uses Frequency Set-Points to enable multiple operating settings for the die. The LPDDR4-SDRAM defaults to FSP-OP[0] at power-up, which has the default settings to operate in unterminated, low-frequency environments. Prior to training, the mode register settings should be configured by setting MR13 OP[6]=1B (FSP-WR[1]) and setting all other mode register bits including MR12 OP[6:0] (VREF(CA) Range and Setting) for FSP-OP[1] to the desired settings for high-frequency operation. Prior to entering Command Bus Training, the SDRAM will be operating from FSP-OP[x]. Upon Command Bus Training entry when CKE is driven LOW, the LPDDR4-SDRAM will automatically switch to the alternate FSP register set (FSP-OP[y]) and use the alternate register settings during training. Upon training exit when CKE is driven HIGH, the LPDDR4-SDRAM will automatically switch back to the original FSP register set (FSP-OP[x]), returning to the “known-good” state that was operating prior to training.

1. To set MRx OP[y] = 0: CBT Training Mode 1
2. To enter Command Bus Training mode, issue a MRW-1 command followed by a MRW-2 command to set MR13 OP[0]=1B (Command Bus Training Mode Enabled).
3. After time tMRD, CKE may be set LOW, causing the LPDDR4-SDRAM to switch from FSP-OP[x] to FSP-OP[y], and completing the entry into Command Bus Training mode.
A status of DQS, $\overline{\text{DQS}}$, DQ and DMI are as follows, and DQ ODT state will be followed Frequency Set Point function except output pins.
4. At time tCAENT later, LPDDR4 SDRAM can accept to input CA training pattern via CA bus.
5. To verify that the receiver has the correct VREF(ca) setting and to further train the CA eye relative to clock (CK), values latched at the receiver on the CA bus are asynchronously output to the DQ bus.
6. To exit Command Bus Training mode, drive CKE HIGH, and after time tXCBT issue the MRW-1 command followed by the MRW-2 command to set MR13 OP[0]=0B. After time tMRW the LPDDR4-SDRAM is ready for normal operation. After training exit the LPDDR4-SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.

Command Bus Training may be executed from IDLE or Self Refresh states. When executing CBT within the Self Refresh state, the SDRAM must not be in a power down state (i.e. CKE must be HIGH prior to training entry). Command Bus Training entry and exit is the same, regardless of the SDRAM state from which CBT is initiated.

Training Sequence of mode 1 for single-rank systems

Note that a example shown here is assuming an initial low-frequency, no-terminating operating point, training a high-frequency, terminating operating point. The green text is low-frequency, magenta text is high-frequency. Any operating point may be trained from any known good operating point.

1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]) (or FSP-OP[x], See note).
2. Write FSP-WR[y] (or FSP-WR[x]) registers for all channels to set up high-frequency operating parameters including VREF(CA) Range and Setting.
3. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode.
4. Drive CKE LOW, and change CK frequency to the high-frequency operating point.
5. Perform Command Bus Training (CS, and CA).
6. Exit training, a change CK frequency to the low-frequency operating point prior to driving CKE HIGH, then issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
7. Issue MRW-1 and MRW-2 commands to switch to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained and you may proceed to other training or normal operation.

Note: Repeat steps 1 through 2 (Table- Timing constraints for Same bank: DQ ODT is Enabled) until the proper VREFCA level is established.

Command Bus Training Steps.

Step	1	2	3(1)	4(2)
Mode	Normal	CBT	Normal	CBT
Operation Frequency	Low	High	Low	High
FSP-OP	0	1	0	1
FSP-WR	1	1	1	1
Operation	VREFCA Range/Value Setting via MRW	Training Pattern Input then comparison between output Data and expected data.	VREFCA Range/Value Setting via MRW	Training Pattern Input then comparison between output Data and expected data.

Training Sequence of mode 1 for multi-rank systems

Note that a example shown here is assuming an initial low-frequency operating point, training a high-frequency operating point. The green text is low-frequency, magenta text is high-frequency. Any operating point may be trained from any known good operating point.

1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]) (or FSP-WR[x], See Note).
2. Write FSP-WR[y] (or FSP-WR[x]) registers for all channels and ranks to set up high frequency operating parameters including VREF(CA) Range and Setting.
3. Read MR0 OP[7] on all channels and ranks to determine which die are terminating, signified by MR0 OP[7]=1B.
4. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode on the terminating rank.
5. Drive CKE LOW on the terminating rank (or all ranks), and change CK frequency to the highfrequency operating point.
6. Perform Command Bus Training on the terminating rank (CS, and CA).
7. Exit training by driving CKE HIGH, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands to write the trained values to FSP-WR[y] (or FSP-WR[x]). When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.
8. Issue MRW-1 and MRW-2 command to enter training mode on the non-terminating rank (but keep CKE HIGH)
9. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point.
10. Drive CKE LOW on the non-terminating (or all) ranks. The non-terminating rank(s) will now be using FSP-OP[y] (or FSP-OP[x]).
11. Perform Command Bus Training on the non-terminating rank (CS, and CA).
12. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[x] (or FSP-OP[y]) to turn off termination.
13. Exit training by driving CKE HIGH on the non-terminating rank, change CK frequency to the lowfrequency operating point, and issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.
14. Write the trained values to FSP-WR[y] (or FSP-WR[x]) by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
15. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained for both ranks and you may proceed to other training or normal operation.


Relation between CA input pin DQ output pin for mode 1

Mapping of CA Input pin and DQ Output pin.

	Mapping					
CA Number	CA5	CA4	CA3	CA2	CA1	CA0
DQ Number	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0

Timing Diagram for mode 1

The basic Timing diagrams of Command Bus Training are shown in the following figures.



Entering Command Bus Training Mode and CA Training Pattern Input and Output

Notes:

1. After tCKELCK clock can be stopped or frequency changed any time.
2. The input clock condition should be satisfied tCKPRECS and tCKPSTCS.
3. Continue to Drive CK and Hold CA & CS pins low until tCKELCK after CKE is low (which disables command decoding).
4. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT_CA disabled then termination will not enable in CA Bus Training mode. If the ODT_CA pad is bonded to Vss or floating, ODT_CA termination will never enable for that die.
5. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e. non-active FSP programmed in the FSP-OP mode register.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU



Exiting Command Bus Training Mode with Valid Command

Notes:

1. CK must meet tCKCKEH before CKE is driven high.
When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
2. CS and CA[5:0] must be Deselect (all low) tCKCKEH before CKE is driven high.
3. When CKE is driven high, the SDRAM's ODT_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]).
Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
4. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.



Exiting Command Bus Training Mode with Power Down Entry

Notes:

1. Clock can be stopped or frequency changed any time before tCKCKEH. CK must meet tCKCKEH before CKE is driven high. When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
2. CS and CA[5:0] must be Deselect (all low) tCKCKEH before CKE is driven high.
3. When CKE is driven high, the SDRAM's ODT_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]).
Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
4. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Command Bus Training AC Timing Table for Mode 1

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
			533/1066/1600/2133/2667/ 3200/3733		
Command Bus Training Timing					
Clock and Command Valid after CKE Low	tCKELCK	Min	max(7.5ns, 3nCK)	tCK	
Asynchronous Data Read	tADR	Max	20	ns	
CA Bus Training Command to CA Bus Training Command Delay	tCACD	Min	RU(tADR/tCK)	tCK	2
First CA Bus Training Command Following CKE Low	tCAENT	Min	250	ns	
Valid Clock Requirement before CS High	tCKPRECS	Min	2tCK + tXP (tXP = max(7.5ns, 5nCK))	-	
Valid Clock Requirement after CS High	tCKPSTCS	Min	max(7.5ns, 5nCK))	-	
Clock and Command Valid before CKE High	tCKCKEH	Min	2	tCK	
CA Bus Training CKE High to DQ Tri-state	tMRZ	Min	1.5	ns	
ODT turn-on Latency from CKE	tCKELODTon	Min	20	ns	
ODT turn-off Latency from CKE	tCKELODToff	Min	20	ns	
Exit Command Bus Training Mode to next valid command delay	tXCBT_Short	Min	max(5nCK, 200ns)	-	3
	tXCBT_Middle	Min	max(5nCK, 200ns)	-	3
	tXCBT_Long	Min	max(5nCK, 250ns)	-	3

Notes:

- If tCADC is violated, the data for samples which violate tCADC will not be available, except for the last sample (where tCADC after this sample is met). Valid data for the last sample will be available after tADR.
- Exit Command Bus Training Mode to next valid command delay Time depends on value of V_{REF}(CA) setting:
MR12 OP[5:0] and V_{REF}(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in tFC value mapping.
Additionally exit Command Bus Training Mode to next valid command delay Time may affect V_{REF}(DQ) setting.
Settling time of V_{REF}(DQ) level is same as V_{REF}(CA) level.

Training Mode 2

The LPDDR4-SDRAM uses Frequency Set-Points to enable multiple operating settings for the die. The LPDDR4-SDRAM defaults to FSP-OP[0] at power-up, which has the default settings to operate in unterminated, low-frequency environments. Prior to training, the mode register settings should be configured by setting MR13 OP[6]=1B (FSP-WR[1]) and setting all other mode register bits for FSP-OP[1] to the desired settings for high-frequency operation. Prior to entering Command Bus Training, the SDRAM will be operating from FSP-OP[x]. Upon Command Bus Training entry when CKE is driven LOW, the LPDDR4-SDRAM will automatically switch to the alternate FSP register set (FSP-OP[y]) and use the alternate register settings during training. Upon training exit when CKE is driven HIGH, the LPDDR4-SDRAM will automatically switch back to the original FSP register set (FSP-OP[x]), returning to the “known-good” state that was operating prior to training. The training values for VREFCA are not retained by the DRAM in FSP-OP[y] registers, and must be written to the registers after training exit.

1. To set MR12 OP[7] = 1: CBT Training Mode 2
2. To enter Command Bus Training mode, issue a MRW-1 command followed by a MRW-2 command to set MR13 OP[0]=1B (Command Bus Training Mode Enabled).
3. After time tMRD, CKE may be set LOW, causing the LPDDR4-SDRAM to switch from FSP-OP[x] to FSP-OP[y], and completing the entry into Command Bus Training mode.

A status of DQS, $\overline{DQS}$, DQ and DMI are as follows, and ODT state of DQS, $\overline{DQS}$, DQ and

DMI will be followed by MR11 OP[2:0]: DQ ODT and MR13 OP[7]: FSP-OP except when pin is output or transition state.

- DQS, $\overline{DQS}$ become input pins for capturing DQ[6:0] levels by its toggling. The ODT for the DQS, $\overline{DQS}$ is always enabled during CBT Mode 2. The DQS, $\overline{DQS}$ ODT use the value specified by MR11 OP[2:0]: DQ ODT and MR13 OP[7]: FSP-OP.
- DQ[5:0] become input pins for setting VREFCA Level during tDStrain + tDQSICCYC + tDHtrain period.
- DQ[5:0] become output pins to feedback its capturing value via command bus by CS signal during tADVW period.
- DQ[6] becomes a input pin for setting VREFCA Range during tDStrain + tDQSICCYC + tDHtrain period.
- DQ[6] becomes an output pin during tADVW period and the output data is meaningless.
- DQ[7] becomes an output pin to indicate the meaningful data output by its toggling during tADVW period. The meaningful data is its capturing value via command bus by CS signal. DQ[7] status except tADVW period becomes input or disable, this state is vendor specific, as well as ODT behavior.
- DMI become Input, output or disable, The DMI state is vendor specific.

4. At time tCAENT later, LPDDR4 SDRAM can accept to change its VREFCA Range and Value using input signals of DQS, $\overline{DQS}$ and DQ[6:0] from existing value that's setting via MR12 OP[6:0]. The mapping between MR12 OP code and DQs is shown in following table. At least one VREFCA setting is required before proceed to next training steps.

Mapping of CA Input pin and DQ Output pin.

	Mapping						
MR12 OP Code	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DQ Number	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0

5. The new VREFCA value must “settle” for time tVREF_LONG before attempting to latch CA information.
6. To verify that the receiver has the correct VREFCA setting and to further train the CA eye relative to clock (CK), values latched at the receiver on the CA bus are asynchronously output to the DQ bus.
7. Command followed by the MRW-2 command to set MR13 OP[0]=0B. After time tMRW the LPDDR4-SDRAM is ready for normal operation. After training exit the LPDDR4-SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.

Command Bus Training may be executed from IDLE or Self Refresh states. When executing CBT within the Self Refresh state, the SDRAM must not be a power down state (i.e. CKE must be HIGH prior to training entry). Command Bus Training entry and exit is the same, regardless of the SDRAM state from which CBT is initiated.

Training Sequence of mode 2 for single-rank systems

Note that a example shown here is assuming an initial low-frequency, no-terminating operating point, training a high-frequency, terminating operating point. The green text is low-frequency, magenta text is high-frequency. Any operating point may be trained from any known good operating point. This example is assuming on the following condition. Frequency Set Point 'x' for low frequency operation and Frequency Set Point 'y' for High frequency operation.

1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]).
2. Write FSP-WR[y] registers for all channels to set up high-frequency operating parameters.
3. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode.
4. Drive CKE LOW, then change CK frequency to the high-frequency operating point.
5. Perform Command Bus Training (VREFCA, CS, and CA).
6. Exit training, a change CK frequency to the low-frequency operating point prior to driving CKE HIGH, then issue MRW-1 and MRW-2 commands to exit Command Bus Training mode. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
7. Write the trained values to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
8. Issue MRW-1 and MRW-2 commands to switch to FSP-OP[y] to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained and you may proceed to other training or normal operation.

Training Sequence of mode 2 for multi-rank systems

Note that a example shown here is assuming an initial low-frequency operating point, training a high-frequency operating point. The green text is low-frequency, magenta text is high-frequency. Any operating point may be trained from any known good operating point. This example is assuming on the following condition. Frequency Set Point 'x' for low frequency operation and Frequency Set Point 'y' for High frequency operation.

1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]).
2. Write FSP-WR[y] registers for all channels and ranks to set up high frequency operating parameters.
3. Read MR0 OP[7] on all channels and ranks to determine which die are terminating, signified by MR0 OP[7]=1B.
4. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode on the terminating rank.
5. Drive CKE LOW on the terminating rank (or all ranks), and change CK frequency to the high frequency operating point.
6. Perform Command Bus Training on the terminating rank (VREFCA, CS, and CA).
7. Exit training by driving CKE HIGH, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands to exit Command Bus Training mode. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
8. Write the trained values to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
9. Issue MRW-1 and MRW-2 command to enter training mode on the non-terminating rank (but keep CKE HIGH).
10. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y], to turn on termination, and change CK frequency to the high frequency operating point.
11. Drive CKE LOW on the non-terminating (or all) ranks. The non-terminating rank(s) will now be using FSP-OP[y].
12. Perform Command Bus Training on the non-terminating rank (VREFCA, CS, and CA).
13. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[x] to turn off termination.
14. Exit training by driving CKE HIGH on the non-terminating rank, change CK frequency to the low frequency operating point, and issue MRW-1 and MRW-2 commands to exit Command Bus Training mode. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
15. Write the trained values to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
16. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y], to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained for both ranks and you may proceed to other training or normal operation.


Relation between CA input pin DQ output pin for mode 2

Mapping of CA Input pin and DQ Output pin.

	Mapping					
CA Number	CA5	CA4	CA3	CA2	CA1	CA0
DQ Number	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0

Timing Diagram for mode 2

The basic Timing diagrams of Command Bus Training are shown in the following figures.



Entering Command Bus Training Mode and CA Training Pattern Input with VrefCA Value Update

Notes:

1. After tCKELCK clock can be stopped or frequency changed any time.
2. The input clock condition should be satisfied tCKPRECS and tCKPSTCS.
3. Continue to Drive CK and Hold CS pins low until tCKELCK after CKE is low (which disables command decoding).
4. The DRAM may or may not capture the first rising/falling edge of DQS_t/c due to an unstable first rising edge. At least 2 consecutive pulses of DQS signal input are required for every DQS input signal when capturing DQ[6:0] signals.
The captured value of the DQ[6:0] signal level by each DQS edge is overwritten at any time. The DRAM updates its VREFCa setting of MR12 temporary, after time tVREFCa_Long.
5. tVREFCa_Long may be reduced to tVREFCa_Middle or tVREFCa_Short.
6. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT_CA disabled then termination will not enable in CA Bus Training mode. If the ODT_CA pad is bonded to Vss, ODT_CA termination will never enable for that die.
7. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e. non-active FSP programmed in the FSP-OP mode register
8. tDStrai+ tDQSICYC + tDHtrain period on DQ7 become Input or disable, this state during CBT Mode 2 is vendor specific.
9. DMI become Input, output or disable. The DMI state during CBT Mode 2 is vendor specific



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



CA pattern Input/Output to Vref setting Input

Notes:

1. The DRAM may or may not capture the first rising/falling edge of DQS_t/c due to an unstable first rising edge. At least 2 consecutive pulses of DQS signal input are required for every DQS input signal when capturing DQ[6:0] signals. The captured value of the DQ[6:0] signal level by each DQS edge is overwritten at any time. The DRAM updates its VREFca setting of MR12 temporary, after time tVREFca_Long.
2. tVREFca_Long may be reduced to tVREFca_Middle or tVREFca_Short.
3. tDStrain + tDQSICYC + tDhtrain period on DQ7 become Input or disable, this state during CBT Mode 2 is vendor specific.
4. DMI become Input, output or disable, The DMI state during CBT Mode 2 is vendor specific.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



Consecutive CA training pattern Input/Output

Notes:

1. DMI become Input, output or disable, The DMI state during CBT Mode 2 is vendor specific.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



Exiting Command Bus Training Mode

Notes:

1. CK must meet tCKCKEH before CKE is driven high.
When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
2. CS and CA[5:0] must be all low tCKCKEH before CKE is driven high.
3. CKE must be held low from when CS transitions high to when tCBTRTW is satisfied. Exiting CBT mode is prohibited during this period.
4. When CKE is driven high, the SDRAM's ODT_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]).
Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
5. Training values are not retained by the SDRAM, and must be written to the FSP-OP register set before returning to operation at the trained frequency. Example: VREF(ca) will return to the value programmed in the original set point.
6. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.
7. DMI become Input, output or disable, The DMI state during CBT Mode 2 is vendor specific.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



DQS ODT Timing during Command Bus Training Mode 2

Notes:

1. After tCKELCK clock can be stopped or frequency changed any time.
2. Continue to Drive CK and Hold CS pins low until tCKELCK after CKE is low (which disables command decoding).
3. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e non-active FSP programmed in the FSP-OP mode register.
4. CK must meet tCKCKEH before CKE is driven high.
When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
5. CS and CA[5:0] must be all low tCKCKEH before CKE is driven high.
6. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Command Bus Training AC Timing Table for Mode 2

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
			533/1066/1600/2133/2667/ 3200/3733		
Command Bus Training Timing					
Clock and Command Valid after CKE Low	tCKELCK	Min	max(5ns, 5nCK)	tCK	
Valid Clock Requirement before CS High	tCKPRECS	Min	2tck + tXP (tXP = max(7.5ns, 5nCK))	-	
Valid Clock Requirement after CS High	tCKPSTCS	Min	max(7.5ns, 5nCK))	-	
Valid Strobe Requirement before CKE Low	tDQSCKE	Min	10	ns	1
First CA Bus Training Command Following CKE Low	tCAENT	Min	250	ns	
V _{REF} Step Time – Long	tV _{REF} CA_LONG	Max	250	ns	2
V _{REF} Step Time – Middle	tV _{REF} CA_Middle	Max	200	ns	3
V _{REF} Step Time – Short	tV _{REF} CA_SHORT	Max	100	ns	4
Data Setup for V _{REF} Training Mode	tDStrain	Min	2	ns	
Data Hold forV _{REF} Training Mode	tDHtrain	Min	2	ns	
Asynchronous Data Read Valid Window	tADVW	Min	16	Ns	
		Max	80	ns	
DQS Input period at CBT mode	tDQSICYC	Min	5	Ns	
		Max	100	ns	
Asynchronous Data Read	tADR	Max	20	ns	
DQS high impedance time from CS High	tHZCBT	Min	0		
Asynchronous Data Read to DQ7 toggle	tAD2DQ7	Min	3		
		Max	10		
DQ7sample hold time	tDQ7SH	Min	10		
		Max	60		
Asynchronous Data Read Pulse Width	tADSPW	Min	3		
		Max	10		
Hi-Z to asynchronous VrefCA valid data	tHZ2VREF	Min	Max(10ns, 5nCK)	tCK	
Read to Write Delay at CBT mode	tCBTRTW	Min		ns	
CA Bus Training Command to CA Bus Training Command Delay	tCACD	Min	Max(110ns, 4nCK)		
Minimum delay from CKE High to Strobe High Impedance	tCKEHDQS	Min	10	ns	
Clock and Command Valid before CKE High	tCKCKEH	Min	max(1.75ns, 3nCK)	tCK	
ODT turn-on Latency from CKE	tCKELODTon	Max	20	ns	

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
			533/1066/1600/2133/2667/ 3200/3733		
Command Bus Training Timing					
ODT turn-off Latency from CKE for ODT_CA	tCKELODToff	Max	20	ns	
ODT turn-off Latency from CKE for ODT_DQ and DQS	tCKEHODToff	Max	20	ns	
ODT_DQ turn-off Latency from CS high during CB Training	tODToffCBT	Max	20	ns	
ODT_DQ turn-on Latencyfrom the end of Valid Data out	tODTonCBT	Max	Max(10ns, 5nCK)	-	
Exit Command Bus Training Mode to next vaild command delay	tXCBT_Short	Min	max(5nCK, 200ns)	-	5
	tXCBT_Middle	Min	max(5nCK, 200ns)	-	5
	tXCBT_Long	Min	max(5nCK, 250ns)	-	5

Notes:

1. DQS has to retain a low level during tDQSCKE period, as well as $\overline{DQS}$ has to retain a high level.
 2. VREFCA_Long is the time including up to VREFmin to VREFmax or VREFmax to VREFmin change across the VREFDQ Range in VREF voltage.
 3. VREF_Middle is at least 2 stepsizes increment/decrement change within the same VREFDQ range in VREF voltage.
 4. VREF_Short is for a single stepsize increment/decrement change in VREF voltage.
 5. Exit Command Bus Training Mode to next valid command delay Time depends on value of VREF(CA) setting: MR12 OP[5:0] and VREF(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in Table 'tFC value mapping'.
- Additionally exit Command Bus Training Mode to next valid command delay Time may affect VREF(DQ) settling time of VREF(DQ) level is same as VREF(CA) level.

Frequency Set Point

Frequency Set-Points allow the LPDDR4-SDRAM CA Bus to be switched between two differing operating frequencies, with changes in voltage swings and termination values, without ever being in an un-trained state which could result in a loss of communication to the DRAM. This is accomplished by duplicating all CA Bus mode register parameters, as well as other mode register parameters commonly changed with operating frequency. These duplicated registers form two sets that use the same mode register addresses, with read/write access controlled by MR bit FSP-WR (Frequency Set-Point Write/Read) and the DRAM operating point controlled by another MR bit FSP-OP (Frequency Set-Point Operation). Changing the FSP-WR bit allows MR parameters to be changed for an alternate Frequency Set-Point without affecting the LPDDR4-SDRAM's current operation. Once all necessary parameters have been written to the alternate Set-Point, changing the FSP-OP bit will switch operation to use all of the new parameters simultaneously (within tFC), eliminating the possibility of a loss of communication that could be caused by a partial configuration change.

Mode Register Function with two physical registers

Parameters which have two physical registers controlled by FSP-WR and FSP-OP include:

MR#	Operand	Function	Notes
MR1	OP[2]	WR-PRE (WR Pre-amble Length)	1
	OP[3]	RD-PRE (RD Pre-amble Type)	
	OP[6:4]	nWR (Write-Recovery for Auto-Pre-charge commands)	
	OP[7]	PST (RD Post-Ambles Length)	
MR2	OP[2:0]	RL (Read latency)	
	OP[5:3]	WL (Write latency)	
	OP[6]	WLS (Write Latency Set)	
MR3	OP[0]	PU-Cal (Pull-up Calibration Point)	2
	OP[1]	WR PST(WR Post-Ambles Length)	
	OP[5:3]	PDDS (Pull-Down Drive Strength)	
	OP[6]	DBI-RD (DBI-Read Enable)	
	OP[7]	DBI-WR (DBI-Write Enable)	
MR11	OP[2:0]	DQ ODT (DQ Bus Receiver On-Die-Termination)	
	OP[6:4]	CA ODT (CA Bus Receiver On-Die-Termination)	
MR12	OP[5:0]	VREF(ca) (VREF(ca) Setting)	
	OP[6]	VR-CA (VREF(ca) Range)	
MR14	OP[5:0]	VREF(dq) (VREF(dq) Setting)	
	OP[6]	VR(dq) (VREF(dq) Range)	
MR22	OP[2:0]	SoC ODT (Controller ODT Value for VOH calibration)	
	OP[3]	ODTE-CK (CK ODT enabled for nonterminating rank)	
	OP[4]	ODTE-CS (CS ODT enable for non terminating rank)	
	OP[5]	ODTD-CA (CA ODT termination disable)	

Notes:

1. Supporting the two physical registers for Burst Length: MR1 OP[1:0] is optional.

Applications requiring support of both vendor options shall assure that both FSP-OP[0] and FSP-OP[1] are set to the same code. Refer to vendor datasheets for detail.

2. For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command.

See Mode Register Definition for more details.

Relation between MR Setting and DRAM Operation

The following table shows how the two mode registers for each of the parameters above can be modified by setting the appropriate FSP-WR value, and how device operation can be switched between operating points by setting the appropriate FSP-OP value. The FSP-WR and FSP-OP functions operate completely independently.

Function	MR# & Operand	Data	Operation	Notes
FSP-WR	MR13 OP[6]	0 (Default)	Data write to Mode Register N for FSP-OP[0] by MRW Command Data read from Mode Register N for FSP-OP[0] by MRR Command.	1
		1	Data write to Mode Register N for FSP-OP[1] by MRW Command. Data read from Mode Register N for FSP-OP[1] by MRR Command.	
FSP-OP	MR13 OP[7]	0 (Default)	DRAM operates with Mode Register N for FSP-OP[0] setting.	2
		1	DRAM operates with Mode Register N for FSP-OP[1] setting.	


Notes:

1. FSP-WR stands for Frequency Set Point Write/Read.
2. FSP-OP stands for Frequency Set Point Operating Point.



Frequency set point update Timing

The Frequency set point update timing is shown in following figure. When changing the frequency set point via MR13 OP[7], the VRCG setting: MR13 OP[3] have to be changed into VREF Fast Response (high current) mode at the same time. After Frequency change time(t_{FC}) is satisfied. VRCG can be changed into Normal Operation mode via MR13 OP[3].



Frequency Set Point Switching Timing

Notes:

1. The definition that is Clock frequency change during CKE HIGH should be followed at the frequency change operation.

For more information, refer to Section 4.49 Input Clock Stop and Frequency Change.

AC Timing Table

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
			533/1066/1600/2133/2667/ 3200/3733		
Frequency Set Point parameters					
Frequency Set Point Switching Time	tFC_Short	Min	200	ns	1
	tFC_Middle	Min	200	ns	1
	tFC_Long	Min	250	ns	1
Valid Clock Requirement after Entering FSP Change	tCKFSPE	Min	max(7.5ns, 4nCK)	-	
Valid Clock Requirement before 1st Valid Command after FSP change	tCKFSPX	Min	max(7.5ns, 4nCK)	-	

NOTE1. Frequency Set Point Switching Time depends on value of Vref(ca) setting: MR12 OP[5:0] and Vref(ca) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in following table.

tFC value mapping

Additionally change of Frequency Set Point may affect Vref(dq) setting. Settling time of Vref(dq) level is same as Vref(ca) level.

Application	Step Size		Range	
	From FSP -OP0	To FSP-OP1	From FSP -OP0	To FSP-OP1
tFC_Short	Base	A single step size increment/decrement	Base	No Change
tFC_Middle	Base	Two or more step size increment/decrement	Base	No Change
tFC_Long	-	-	Base	Change

NOTE1. As well as change from FSP-OP1 to FSP-OP0.

tFC value mapping example

The following table provides an example of tFC value mapping when FSP-OP moves from OP0 to OP1.


Case	From/To	FSP-OP: MR13 OP[7]	VREF(ca) Setting: MR12: OP[5:0]	VREF(ca) Range: MR12 OP[6]	Application	Notes
1	From	0	001100	0	tFC_Short	1
	To	1	001101	0		
2	From	0	001100	0	tFC_Middle	2
	To	1	001110	0		
3	From	0	Don't Care	0	tFC_Long	3
	To	1	Don't Care	1		

Notes:

1. A single step size increment/decrement for VREF(CA) Setting Value.
2. Two or more step size increment/decrement for VREF(CA) Setting Value.
3. VREF(CA) Range is changed. In tis case changing VREF(CA) Setting doesn't affect tFC value.




The LPDDR4-SDRAM defaults to FSP-OP[0] at power-up. Both Set-Points default to settings needed to operate in un-terminated, low-frequency environments. To enable the LPDDR4-SDRAM to operate at higher frequencies, Command Bus Training mode should be utilized to train the alternate Frequency Set-Point. See the section Command Bus Training for more details on this training mode.




Training Two Frequency Set-Points

Once both Frequency Set-Points have been trained, switching between points can be performed by a single MRW followed by waiting for tFC.



Switching Between Two Trained Frequency Set-Points

Switching to a third (or more) Set-Point can be accomplished if the memory controller has stored the previously-trained values (in particular the Vref-CA calibration value) and re-writes these to the alternate Set-Point before switching FSP-OP.



Switching to a Third Trained Frequency Set-Point

Mode Register Write-WR Leveling Mode

To improve signal-integrity performance, the LPDDR4 SDRAM provides a write-leveling feature to compensate CK-to-DQS timing skew affecting timing parameters such as tDQSS, tDSS, and tDSH. The DRAM samples the clock state with the rising edge of DQS signals, and asynchronously feeds back to the memory controller. The memory controller references this feedback to adjust the clock-to-data strobe signal relationship for each DQS/ $\overline{\text{DQS}}$ signal pair.

All data bits (DQ[7:0] for DQS/ $\overline{\text{DQS}}$ [0], and DQ[15:8] for DQS/ $\overline{\text{DQS}}$ [1]) carry the training feedback to the controller. Both DQS signals in each channel must be leveled independently. Write-leveling entry/exit is independent between channels.

The LPDDR4 SDRAM enters into write-leveling mode when mode register MR2-OP[7] is set HIGH. When entering write-leveling mode, the state of the DQ pins is undefined. During write-leveling mode, only DESELECT commands are allowed, or a MRW command to exit the write-leveling operation. Depending on the absolute values of tDQSL and tDQSH in the application, the value of tDQSS may have to be better than the limits provided in the Write AC Timing Table¹ in order to satisfy the tDSS and tDSH specifications. Upon completion of the write-leveling operation, the DRAM exits from write-leveling mode when MR2-OP[7] is reset LOW.

Write Leveling should be performed before Write Training (DQS2DQ Training).

NOTE1. As of publication of this document, under discussion by the formulating committee.

Write Leveling Procedure

1. Enter into Write-leveling mode by setting MR2-OP[7]=1.
2. Once entered into Write-leveling mode, DQS must be driven LOW and $\overline{\text{DQS}}$ HIGH after a delay of tWLDQSEN.
3. Wait for a time tWLMRD before providing the first DQS signal input. The delay time tWLMRD(MAX) is controller dependent.
4. DRAM may or may not capture first rising edge of DQS due to an unstable first rising edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every DQS input signal during Write Training Mode. The captured clock level by each DQS edges are overwritten at any time and the DRAM provides asynchronous feedback on all the DQ bits after time tWLO.
5. The feedback provided by the DRAM is referenced by the controller to increment or decrement the DQS and/or $\overline{\text{DQS}}$ delay settings.
6. Repeat step 4 through step 5 until the proper DQS/ $\overline{\text{DQS}}$ delay is established.
7. Exit from Write-leveling mode by setting MR2-OP[7]=0.



NANYA

Preliminary, Subject to change


NTC Proprietary

Level: Property


LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

A Write Leveling timing example is shown in figure below.



Write Leveling Timing, tDQSL(max)




Write Leveling Timing, tDQSL(min)



Input Clock Frequency Stop and Change

The input clock frequency can be stopped or changed from one stable clock rate to another stable clock rate during Write Leveling mode.

The Frequency stop or change timing is shown in following figure.



Clock Stop and Timing during Write Leveling

Notes:

1. CK is held LOW and $\overline{CK}$ is held HIGH during clock stop.
2. CS shall be held LOW during clock stop.

Write Leveling Timing Parameters

Parameter	Symbol	Min/ Max	Value	Unit	Notes
DQS/DQS delay after write leveling mode is programmed	tWLDQSEN	Min	20	tCK	
		Max	-		
Write preamble for Write Leveling	tWLWPRE	Min	20	tCK	
		Max	-		
First DQS/DQS edge after write leveling mode is programmed	tWLMRD	Min	40	tCK	
		Max	-		
Write leveling output delay	tWLO	Min	0	ns	
		Max	20		
Mode register set command delay	tMRD	Min	max(14ns, 10nCK)	ns	
		Max	-		
Valid Clock Requirement before DQS Toggle	tCKPRDQS	Min	max(7.5ns, 4nCK)	-	
		Max	-		
Valid Clock Requirement after DQS Toggle	tCKPSTDQS	Min	max(7.5ns, 4nCK)	-	
		Max	-		


Write Leveling Setup and Hold Time

Parameter	Symbol	Min/ Max	Data Rate				Unit
			1600	2400	3200	3733	
Write Leveling Parameters							
Write leveling hold time	tWLH	Min	150	100	75	60	ps
Write leveling setup time	tWLS	Min	150	100	75	60	ps
Write leveling input valid window	tWLIVW	Min	240	160	120	100	ps

Notes:

1. In addition to the traditional setup and hold time specifications above, there is value in a input valid window based specification for write-leveling training. As the training is based on each device, worst case process skews for setup and hold do not make sense to close timing between CK and DQS.
2. tWLIVW is defined in a similar manner to tDIVW_Total, except that here it is a DQS input valid window with respect to CK. This would need to account for all VT (voltage and temperature) drift terms between CK and DQS within the DRAM that affect the write-leveling input valid window.

The DQS input mask for timing with respect to CK is shown in following figure. The "total" mask (tWLIVW) defines the time the input signal must not encroach in order for the DQS input to be successfully captured by CK with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.



DQS/DQS to CK/CK timings at the DRAM pins referenced from the internal latch

RD DQ Calibration

RD DQ Calibration for x16 mode

LPDDR4 devices feature a RD DQ Calibration training function that outputs a 16-bit user-defined pattern on the DQ pins. RD DQ Calibration is initiated by issuing a MPC-1 [RD DQ Calibration] command followed by a CAS-2 command, cause the LPDDR4-SDRAM to drive the contents of MR32 followed by the contents of MR40 on each of DQ[15:0] and DMI[1:0]. The pattern can be inverted on selected DQ pins according to user-defined invert masks written to MR15 and MR20.

RD DQ Calibration Training Procedure

The procedure for executing RD DQ Calibration is:

- Issue MRW commands to write MR32 (first eight bits), MR40 (second eight bits), MR15 (eight-bit invert mask for byte 0), and MR20 (eight-bit invert mask for byte 1).
- Optionally this step could be skipped to use the default patterns
 - MR32 default = 5Ah
 - MR40 default = 3Ch
 - MR15 default = 55h
 - MR20 default = 55h
- Issue an MPC-1 [RD DQ Calibration] command followed immediately by a CAS-2 command.
 - Each time an MPC-1 [RD DQ Calibration] command followed by a CAS-2 is received by the LPDDR4 SDRAM, a 16-bit data burst will, after the currently set RL, drive the eight bits programmed in MR32 followed by the eight bits programmed in MR40 on all I/O pins.
 - The data pattern will be inverted for I/O pins with a '1' programmed in the corresponding invert mask mode register bit.
 - Note that the pattern is driven on the DMI pins, but no data bus inversion function is enabled, even if Read DBI is enabled in the DRAM mode register.
 - The MPC-1 [RD DQ Calibration] command can be issued every tCCD seamlessly, and tRTRRD delay is required between Array Read command and the MPC-1 [RD DQ Calibration] command as well the delay required between the MPC-1 [RD DQ Calibration] command and an array read.
 - The operands received with the CAS-2 command must be driven LOW.
- DQ Read Training can be performed with any or no banks active, during Refresh, or during SREF with CKE high.

Invert Mask Assignments

DQ Pin	0	1	2	3	DMIO	4	5	6	7
MR15 bit	0	1	2	3	N/A	4	5	6	7

DQ Pin	8	9	10	11	DMI1	12	13	14	15
MR20 bit	0	1	2	3	N/A	4	5	6	7



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU



DQ Read Training Timing: Read to Read DQ Calibration

Notes:

1. Read-1 to MPC [RD DQ Calibration] Operation is shown as an example of command-to-command timing.
Timing from Read-1 to MPC [RD DQ Calibration] command is tTRRD.
2. MPC [RD DQ Calibration] uses the same command-to-data timing relationship (RL, tDQSCK, tDQSQ) as a Read-1 command.
3. BL = 16, Read Preamble: Toggle, Read Postamble: 0.5nCK.
4. DES commands are shown for ease of illustration; other commands may be valid at these times.



DQ Read Training Timing: Read DQ Cal. to Read DQ Cal. / Read

Notes:

1. MPC [RD DQ Calibration] to MPC [RD DQ Calibration] Operation is shown as an example of command-to-command timing.
2. MPC [RD DQ Calibration] to Read-1 Operation is shown as an example of command-to-command timing.
3. MPC [RD DQ Calibration] uses the same command-to-data timing relationship (RL, tDQSCK, tDQSQ) as a Read-1 command.
4. Seamless MPC [RD DQ Calibration] commands may be executed by repeating the command every tCCD time.
5. Timing from MPC [RD DQ Calibration] command to Read-1 is tTRRD.
6. BL = 16, Read Preamble: Toggle, Read Postamble: 0.5nCK.
7. DES commands are shown for ease of illustration; other commands may be valid at these times.



DQ Read Training Example

An example of DQ Read Training output is shown in table below. This shows the 16-bit data pattern that will be driven on each DQ in byte 0 when one DQ Read Training command is executed. This output assumes the following mode register values are used:

- MR32 = 1CH
- MR40 = 59H
- MR15 = 55H
- MR20 = 55H

DQ Read Calibration Bit Ordering and Inversion Example

Pin	Invert	Bit Sequence →															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DQ0	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ1	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ2	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ3	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DMI0	Never	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ4	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ5	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ6	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ7	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ8	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ9	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ10	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ11	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DMI1	Never	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ12	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ13	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ14	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ15	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0

Notes:

- The patterns contained in MR32 and MR40 are transmitted on DQ[15:0] and DMI[1:0] when RD DQ Calibration is initiated via a MPC-1 [RD DQ Calibration] command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern is 27H, then the first bit transmitted will be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111 →.
- MR15 and MR20 may be used to invert the MR32/MR40 data pattern on the DQ pins. See MR15 and MR20 for more information. Data is never inverted on the DMI[1:0] pins.
- DMI [1:0] outputs status follows table.


MR Setting vs. DMI Status

DM Function MR13 OP[5]	Write DBI dc Function MR3 OP[7]	Read DBI dc Function MR3 OP[6]	DMI Status
1: Disable	0: Disable	0: Disable	Hi-Z
1: Disable	1: Enable	0: Disable	The data pattern is transmitted
1: Disable	0: Disable	1: Enable	The data pattern is transmitted
1: Disable	1: Enable	1: Enable	The data pattern is transmitted
0: Enable	0: Disable	0: Disable	The data pattern is transmitted
0: Enable	1: Enable	0: Disable	The data pattern is transmitted
0: Enable	0: Disable	1: Enable	The data pattern is transmitted
0: Enable	1: Enable	1: Enable	The data pattern is transmitted

4. No Data Bus Inversion (DBI) function is enacted during RD DQ Calibration, even if DBI is enabled in MR3-OP[6].

MPC of Read DQ Calibration after Power-Down Exit

Following the power-down state, an additional time, tMRRI, is required prior to issuing the MPC of Read DQ Calibration command. This additional time (equivalent to tRCD) is required in order to be able to maximize power-down current savings by allowing more power-up time for the Read DQ data in MR32 and MR40 data path after exit from standby, power-down mode.



MPC Read DQ Calibration Following Power-Down State

RD DQ Calibration for Byte (x8) mode

LPDDR4 devices feature a RD DQ Calibration training function that outputs a 8-bit user-defined pattern on the DQ pins. RD DQ Calibration is initiated by issuing a MPC-1 [RD DQ Calibration] command followed by a CAS-2 command, cause the LPDDR4-SDRAM to drive the contents of MR32 followed by the contents of MR40 on each of DQ[7:0] and DMI[0]. The pattern can be inverted on selected DQ pins according to userdefined invert masks written to MR15 and MR20.

RD DQ Calibration Training Procedure

Issue MRW commands to write MR32 (first eight bits), MR40 (second eight bits), MR15 (eight-bit invert mask for byte 0 : DQ[7:0]) and MR20 (eight-bit invert mask for byte 1 : DQ[15:8])

- Optionally this step could be skipped to use the default patterns
 - MR32 default = 5Ah
 - MR40 default = 3Ch
 - MR15 default = 55h
 - MR20 default = 55h
- Issue an MPC-1 [RD DQ Calibration] command followed immediately by a CAS-2 command
- Each time an MPC-1 [RD DQ Calibration] command followed by a CAS-2 is received by the LPDDR4 SDRAM, a 16-bit data burst will, after the currently set RL, drive the eight bits programmed in MR32 followed by the eight bits programmed in MR40 on all I/O pins.
- The data pattern will be inverted for I/O pins with a '1' programmed in the corresponding invert mask mode register bit (see Table 'Invert Mask Assignments').
- Note that the pattern is driven on the DMI pins, but no data bus inversion function is enabled, even if Read DBI is enabled in the DRAM mode register.
- This command can be issued every tCCD seamlessly, and can be issued seamlessly with array Read commands.
- The operands received with the CAS-2 command must be driven LOW.
- DQ Read Training can be performed with any or no banks active, during Refresh, or during SREF with CKE high.

Invert Mask Assignments

DQ Pin	0	1	2	3	DMI0	4	5	6	7
MR 15 bit	0	1	2	3	N/A	4	5	6	7

DQ Pin	8	9	10	11	DMI1	12	13	14	15
MR 20 bit	0	1	2	3	N/A	4	5	6	7

DQ Read Training Example

An example of DQ Read Training output is shown in table below. This shows the 16-bit data pattern that will be driven on each DQ in byte 0 when one DQ Read Training command is executed. This output assumes the following mode register values are used:

- MR32 = 1CH
- MR40 = 59H
- MR15 = 55H
- MR20 = 55H

DQ Read Calibration Bit Ordering and Inversion Example

Pin	Invert	Bit Sequence →															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DQ0 (DQ8)	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ1 (DQ9)	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ2 (DQ10)	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ3 (DQ11)	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DMI0	Never	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ4 (DQ12)	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ5 (DQ13)	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ6 (DQ14)	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ7 (DQ15)	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0

Notes:

- The patterns contained in MR32 and MR40 are transmitted on lower byte select : DQ[7:0] or upper byte select : DQ[15:8], DMI[0] or DMI[1] when RD DQ Calibration is initiated via a MPC-1 [RD DQ Calibration] command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern is 27H, then the first bit transmitted will be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111.
- MR15 and MR20 may be used to invert the MR32/MR40 data pattern on the DQ pins. See MR15 for more information. Data is never inverted on the DMI[0] pins.
- The data pattern is not transmitted on the DMI[0] or DMI[1] pins if DBI-RD is disabled via MR3 OP[6].
- No Data Bus Inversion (DBI) function is enacted during RD DQ Calibration, even if DBI is enabled in MR3 OP[6].

DQS-DQ Training

The LPDDR4-SDRAM uses an un-matched DQS-DQ path to enable high speed performance and save power in the DRAM. As a result, the DQS strobe must be trained to arrive at the DQ latch center-aligned with the Data eye. The SDRAM DQ receiver is located at the DQ pad, and has a shorter internal delay in the SDRAM than does the DQS signal. The SDRAM DQ receiver will latch the data present on the DQ bus when DQS reaches the latch, and training is accomplished by delaying the DQ signals relative to DQS such that the Data eye arrives at the receiver latch centered on the DQS transition.

Two modes of training are available in LPDDR4:

- Command-based FIFO WR/RD with user patterns
- A internal DQS clock-tree oscillator, to determine the need for, and the magnitude of required training.

The command-based FIFO WR/RD uses the MPC command with operands to enable this special mode of operation. When issuing the MPC command, if OP6 is set LOW then the DRAM will perform a NOP command. When OP6 is set HIGH, then OP5:0 enable training functions or are reserved for future use (RFU). MPC commands that initiate a Read FIFO, READ DQ Calibration or Write FIFO to the SDRAM must be followed immediately by a CAS-2 command. See "Multi Purpose Command (MPC) Definition" for more information.

To perform Write Training, the controller can issue a MPC [Write DQ FIFO] command with OP[6:0] set as described in the MPC Definition section, followed immediately by a CAS-2 command (CAS-2 operands should be driven LOW) to initiate a Write DQ FIFO. Timings for MPC [Write DQ FIFO] are identical to a Write command, with WL (Write Latency) timed from the 2nd rising clock edge of the CAS-2 command. Up to 5 consecutive MPC [Write DQ FIFO] commands with user defined patterns may be issued to the SDRAM to store up to 80 values (BL16 x5) per pin that can be read back via the MPC [Read DQ FIFO] command. Write/Read FIFO Pointer operation is described later in this section.

After writing data to the SDRAM with the MPC [Write DQ FIFO] command, the data can be read back with the MPC [Read DQ FIFO] command and results compared with "expect" data to see if further training (DQ delay) is needed. MPC [Read DQ FIFO] is initiated by issuing a MPC command with OP[6:0] set as described in the MPC Definition section, followed immediately by a CAS-2 command (CAS-2 operands must be driven LOW). Timings for the MPC [Read DQ FIFO] command are identical to a Read command, with RL (Read Latency) timed from the 2nd rising clock edge of the CAS-2 command.

Read DQ FIFO is non-destructive to the data captured in the FIFO, so data may be read continuously until it is either overwritten by a Write DQ FIFO command or disturbed by CKE LOW or any of the following commands; Write, Masked Write, Read, Read DQ Calibration and a MRR. If fewer than 5 Write DQ FIFO commands were executed, then unwritten registers will have un-defined (but valid) data when read back.

The following command about MRW is only allowed from MPC [Write DQ FIFO] command to MPC [Read DQ FIFO].

Allowing MRW command is for OP[7]:FSP-OP, OP[6]:FSP-WR and OP[3]:VRCG of MR13 and MR14. And the rest of MRW command is prohibited.

For example: If 5 Write DQ FIFO commands are executed sequentially, then a series of Read DQ FIFO commands will read valid data from FIFO[0], FIFO[1]....FIFO[4], and will then wrap back to FIFO[0] on the next Read DQ FIFO.

On the other hand, if fewer than 5 Write DQ FIFO commands are executed sequentially (example=3), then a series of Read DQ FIFO commands will return valid data for FIFO[0], FIFO[1], and FIFO[2], but the next two Read DQ FIFO commands will return un-defined data for FIFO[3] and FIFO[4] before wrapping back to the valid data in FIFO[0].

FIFO Pointer Reset and Synchronism

The Read and Write DQ FIFO pointers are reset under the following conditions:

- Power-up initialization
- $\overline{\text{RESET}}$ asserted
- Power-down entry
- Self Refresh Power-Down entry

The MPC [Write DQ FIFO] command advances the WR-FIFO pointer, and the MPC [Read DQ FIFO] advances the RD-FIFO pointer. Also any normal (non-FIFO) Read Operation (RD, RDA) advances both

WR-FIFO pointer and RD-FIFO pointer. Issuing (non-FIFO) Read Operation command is inhibited during Write training period. To keep the pointers aligned, the SoC memory controller must adhere to the following restriction at the end of Write training period:

$$\bullet b = a + (n \times c)$$

Where:

'a' is the number of MPC [Write DQ FIFO] commands

'b' is the number of MPC [Read DQ FIFO] commands

'c' is the FIFO depth (=5 for LPDDR4)

'n' is a positive integer, ≥ 0



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



Write to MPC [Write FIFO] Operation Timing

Notes:

1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
2. Write-1 to MPC is shown as an example of command-to-command timing for MPC. Timing from Write-1 to MPC [WR-FIFO] is t_{WRWTR} .
3. Seamless MPC [WR-FIFO] commands may be executed by repeating the command every t_{CCD} time.
4. MPC [WR-FIFO] uses the same command-to-data timing relationship (WL , t_{DQSS} , t_{DQS2DQ}) as a Write-1 command.
5. A maximum of 5 MPC [WR-FIFO] commands may be executed consecutively without corrupting FIFO data.


The 6th MPC [WR-FIFO] command will overwrite the FIFO data from the first command. If fewer than 5 MPC [WR-FIFO] commands are executed, then the remaining FIFO locations will contain undefined data.

6. For the CAS-2 command following a MPC command, the CAS-2 operands must be driven "LOW."
7. To avoid corrupting the FIFO contents, MPC [RD-FIFO] must immediately follow MPC [WR-FIFO]/CAS-2 without any other command disturbing

FIFO pointers in-between. FIFO pointers are disturbed by CKE Low, Write, Masked Write, Read, Read DQ Calibration and MRR.

8. $BL = 16$, Write Postamble = $0.5nCK$

9. DES commands are shown for ease of illustration; other commands may be valid at these times.



MPC [Write FIFO] to MPC [Read FIFO] Timing

Notes:

1. MPC [WR-FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
2. MPC [WR-FIFO] to MPC [RD-FIFO] is shown as an example of command-to-command timing for MPC.
Timing from MPC [WR-FIFO] to MPC [RD-FIFO] is specified in the command-to-command timing table.
3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every tCCD time.
4. MPC [RD-FIFO] uses the same command-to-data timing relationship (RL, tDQSCK, tDQSQ) as a Read-1 command.
5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [WR-FIFO] commands were executed, then the MPC [RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.
6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.
8. BL = 16, Write Postamble = 0.5nCK, Read Preamble: Toggle, Read Postamble: 0.5nCK
9. DES commands are shown for ease of illustration; other commands may be valid at these times.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



MPC [Read FIFO] to Read Timing

Notes:

1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
2. MPC [RD-FIFO] to Read-1 Operation is shown as an example of command-to-command timing for MPC. Timing from MPC [RD-FIFO] command to Read is tRTRRD.
3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every tCCD time.
4. MPC [RD-FIFO] uses the same command-to-data timing relationship (RL, tDQSCK, tDQSQ) as a Read-1 command.
5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [WR-FIFO] commands were executed, then the MPC [RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.
6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.
8. BL = 16, Read Preamble: Toggle, Read Postamble: 0.5nCK
9. DES commands are shown for ease of illustration; other commands may be valid at these times.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU



MPC [Write FIFO] with DQ ODT Timing

Notes:

1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
2. MPC [WR-FIFO] uses the same command-to-data/ODT timing relationship (WL, tDQSS, tDQS2DQ, ODTLon, ODTLoff, tODTOn, tODTOff) as a Write-1 command.
3. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
4. BL = 16, Write Postamble = 0.5nCK
5. DES commands are shown for ease of illustration; other commands may be valid at these times.



Power Down Exit to MPC [Write FIFO] Timing

Notes:

- Any commands except MPC WR FIFO and other exception commands defined other section in this document (i.e. MPC Read DQ Cal).
- DES commands are shown for ease of illustration; other commands may be valid at these times.

MPC [Write FIFO] AC Timing

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
MPC Write FIFO Timing					
Additional time after tXP has expired until MPC [Write FIFO] command may be issued	tMPCWR	Min	tRCD + 3nCK		

DQS Interval Oscillator

As voltage and temperature change on the SDRAM die, the DQS clock tree delay will shift and may require re-training. The LPDDR4-SDRAM includes an internal DQS clock-tree oscillator to measure the amount of delay over a given time interval (determined by the controller), allowing the controller to compare the trained delay value to the delay value seen at a later time. The DQS Oscillator will provide the controller with important information regarding the need to re-train, and the magnitude of potential error.

The DQS Interval Oscillator is started by issuing a MPC [Start DQS Osc] command with OP[6:0] set as described in the MPC Operation section, which will start an internal ring oscillator that counts the number of time a signal propagates through a copy of the DQS clock tree.

The DQS Oscillator may be stopped by issuing a MPC [Stop DQS Osc] command with OP[6:0] set as described in the MPC Operation section, or the controller may instruct the SDRAM to count for a specific number of clocks and then stop automatically (See MR23 for more information). If MR23 is set to automatically stop the DQS Oscillator, then the MPC [Stop DQS Osc] command should not be used (illegal). When the DQS Oscillator is stopped by either method, the result of the oscillator counter is automatically stored in MR18 and MR19.

The controller may adjust the accuracy of the result by running the DQS Interval Oscillator for shorter (less accurate) or longer (more accurate) duration. The accuracy of the result for a given temperature and voltage is determined by the following equation:

$$\text{DQS Oscillator Granularity Error} = \frac{2 * (\text{DQS delay})}{\text{Run Time}}$$

Where:

Run Time = total time between start and stop commands

DQS delay = the value of the DQS clock tree delay (tDQS2DQ min/max)

Additional matching error must be included, which is the difference between DQS training circuit and the actual DQS clock tree across voltage and temperature. The matching error is vendor specific.

Therefore, the total accuracy of the DQS Oscillator counter is given by:

$$\text{DQS Oscillator Accuracy} = 1 - \text{Granularity Error} - \text{Matching Error}$$

Example: If the total time between start and stop commands is 100ns, and the maximum DQS clock tree delay is 800ps (tDQS2DQ max), then the DQS Oscillator Granularity Error is:

$$\text{DQS Oscillator Granularity Error} = \frac{2 * (0.8ns)}{100ns} = 1.6\%$$

This equates to a granularity timing error of 12.8ps.

Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:

$$\text{DQS Oscillator Accuracy} = 1 - \frac{12.8 + 5.5}{800} = 97.7\%$$

Example: Running the DQS Oscillator for a longer period improves the accuracy. If the total time between start and stop commands is 500ns, and the maximum DQS clock tree delay is 800ps (tDQS2DQ max), then the DQS Oscillator Granularity Error is:

$$\text{DQS Oscillator Granularity Error} = \frac{2 * (0.8ns)}{500ns} = 0.32\%$$

This equates to a granularity timing error of 2.56ps.

Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:

$$\text{DQS Oscillator Accuracy} = 1 - \frac{2.56 + 5.5}{800} = 99.0\%$$

The result of the DQS Interval Oscillator is defined as the number of DQS Clock Tree Delays that can be counted within the “run time,” determined by the controller. The result is stored in MR18-OP[7:0] and MR19-OP[7:0]. MR18 contains the least significant bits (LSB) of the result, and MR19 contains the most significant bits (MSB) of the result. MR18 and MR19 are overwritten by the SDRAM when a MPC-1 [Stop DQS Osc] command is received. The SDRAM counter will count to its maximum value ($=2^{16}$) and stop. If the maximum value is read from the mode registers, then the memory controller must assume that the counter overflowed the register and discard the result. The longest “run time” for the oscillator that will not overflow the counter registers can be calculated as follows:


$$\text{Longest Run Time Interval} = 2^{16} * tDQS2DQ(min) = 2^{16} * 0.2ns = 13.1us$$

Interval Oscillator matching error

The interval oscillator matching error is defined as the difference between the DQS training ckt(interval oscillator) and the actual DQS clock tree across voltage and temperature.

Parameters:

- tDQS2DQ: Actual DQS clock tree delay
- tDQSOSC: Training ckt(interval oscillator) delay
- OSCOffset: Average delay difference over voltage and temp.
- OSCMatch: DQS oscillator matching error



• OSC_{Match} :

$$OSC_{Match} = [tDQS2DQ_{(V,T)} - tDQS_{osc(V,T)} - OSC_{offset}]$$

• tDQS_{osc}:

$$tDQS_{osc(V,T)} = \frac{Runtime}{2 * Count}$$

DQS Oscillator Matching Error Specification

Parameter	Symbol	Min	Max	Unit	Notes
DQS Oscillator Matching Error	OSC _{Match}	-20	20	ps	1,2,3,4,5,6,7
DQS Oscillator Offset	OSC _{Offset}	-100	100	ps	2,4,7

Notes:

1. The OSC_{Match} is the matching error per between the actual DQS and DQS interval oscillator over voltage and temp.
2. This parameter will be characterized or guaranteed by design.
3. The OSC_{Match} is defined as the following:

$$OSC_{Match} = [tDQS2DQ_{(V,T)} - tDQS_{OSC(V,T)} - OSC_{offset}]$$

Where tDQS2DQ_(V,T) and tDQS_{OSC(V,T)} are determined over the same voltage and temp conditions.

4. The runtime of the oscillator must be at least 200ns for determining tDQS_{OSC(V,T)}


$$tDQS_{osc(V,T)} = \frac{Runtime}{2 * Count}$$

5. The input stimulus for tDQS2DQ will be consistent over voltage and temp conditions.
6. The OSC_{Offset} is the average difference of the endpoints across voltage and temp.
7. These parameters are defined per channel.
8. tDQS2DQ_(V,T) delay will be the average of DQS to DQ delay over the runtime period.



DQS Interval Oscillator Readout Timing


OSC Stop to its counting value readout timing is shown in figure below.



In case of DQS Interval Oscillator is stopped by MPC Command

Notes:

1. DQS interval timer run time setting : MR23 OP[7:0] = 00000000
2. DES commands are shown for ease of illustration; other commands may be valid at these times.



In case of DQS Interval Oscillator is stopped by DQS interval timer

Notes:

1. DQS interval timer run time setting : MR23 OP[7:0] ≠ 00000000
2. Setting counts of MR23
3. DES commands are shown for ease of illustration; other commands may be valid at these times.

DQS Interval Oscillator AC Timing

Parameter	Symbol	Min/ Max	Value	Unit	Notes
Delay time from OSC stop to Mode Register Readout	tOSCO	Min	Max(40ns, 8nCK)	ns	

Notes:

1. Start DQS OSC command is prohibited until tOSCO(Min) is satisfied.

READ Preamble Training

LPDDR4 READ Preamble Training is supported through the MPC function.

This mode can be used to train or read level the DQS receivers. Once READ Preamble Training is enabled by MR13[OP1] = 1, the LPDDR4 DRAM will drive DQS LOW, $\overline{\text{DQS}}$ HIGH within tSDO and remain at these levels until an MPC DQ READ Calibration command is issued.


During READ Preamble Training the DQS preamble provided during normal operation will not be driven by the DRAM. Once the MPC DQ READ Calibration command is issued, the DRAM will drive DQS/ $\overline{\text{DQS}}$ and DQ like a normal READ burst after RL and tDQSCK. Prior to the MPC DQ READ Calibration command, the DRAM may or may not drive DQ[15:0] in this mode.

While in READ Preamble Training Mode, only READ DQ Calibration commands may be issued.

- Issue an MPC [RD DQ Calibration] command followed immediately by a CAS-2 command.
- Each time an MPC [RD DQ Calibration] command followed by a CAS-2 is received by the LPDDR4 SDRAM, a 16-bit data burst will, after the currently set RL, drive the eight bits programmed in MR32 followed by the eight bits programmed in MR40 on all I/O pins.
- The data pattern will be inverted for I/O pins with a '1' programmed in the corresponding invert mask mode register bit.
- Note that the pattern is driven on the DMI pins, but no data bus inversion function is enabled, even if Read DBI is enabled in the DRAM mode register.
- This command can be issued every tCCD seamlessly.
- The operands received with the CAS-2 command must be driven LOW.

READ Preamble Training is exited within tSDO after setting MR13[OP1] = 0.

LPDDR4 supports the READ Preamble Training as optional feature. Refer to vendor specific datasheets.



Read Preamble Training

Notes:

1. Read DQ Calibration supports only BL16 operation

Timing Parameters

Parameter	Symbol	Min	Max	Unit	Notes
Delay from MRW command to DQS Driven Out	tSDO	-	Max(12nCK, 20ns)	-	

Multi-Purpose Command (MPC)

LPDDR4-SDRAMs use the MPC command to issue a NOP and to access various training modes. The MPC command is initiated with CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table. The MPC command has seven operands (OP[6:0]) that are decoded to execute specific commands in the SDRAM. OP[6] is a special bit that is decoded on the first rising CK edge of the MPC command. When OP[6]=0 then the SDRAM executes a NOP (no operation) command, and when OP[6]=1 then the SDRAM further decodes one of several training commands.

When OP[6]=1 and when the training command includes a Read or Write operation, the MPC command must be followed immediately by a CAS-2 command. For training commands that Read or Write the SDRAM, read latency (RL) and write latency (WL) are counted from the second rising CK edge of the CAS-2 command with the same timing relationship as any normal Read or Write command. The operands of the CAS-2 command following a MPC Read/Write command must be driven LOW.

The following MPC commands must be followed by a CAS-2 command:

- Write FIFO
- Read FIFO
- Read DQ Calibration

All other MPC-1 commands do not require a CAS-2 command, including:

- NOP
- Start DQS Interval Oscillator
- Stop DQS Interval Oscillator
- Start ZQ Calibration
- Latch ZQ Calibration



MPC Command Definition

SDRAM Command	SDR Command Pins			SDR CA Pins						CK EDGE	Notes
	CKE		CS	CA0	CA1	CA2	CA3	CA4	CA5		
	CK(n-1)	CK(n)									
MPC (Train, NOP)	H	H	H	L	L	L	L	L	OP6	R1	1, 2
			L	OP0	OP1	OP2	OP3	OP4	OP5	R2	

MPC Command Definition for OP[6:0]

Function	Operand	Data	Notes
Training Modes	OP[6:0]	0XXXXXXB: NOP	1, 2, 3
		1000001B: RD FIFO: RD FIFO supports only BL16 operation	
		1000011B: RD DQ Calibration (MR32/MR40)	
		1000101B: RFU	
		1000111B: WR FIFO: WR FIFO supports only BL16 operation	
		1001001B: RFU	
		1001011B: Start DQS Osc	
		1001101B: Stop DQS Osc	
		1001111B: ZQCal Start	
		1010001B: ZQCal Latch	
		All Others: Reserved	

Notes:

1. See command truth table for more information.
2. MPC commands for Read or Write training operations must be immediately followed by CAS-2 command consecutively without any other commands in-between. MPC command must be issued first before issuing the CAS-2 command.
3. Write FIFO and Read FIFO commands will only operate as BL16, ignoring the burst length selected by MR1 OP[1:0].



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU




MPC [WRITE FIFO] Operation : $tWPRE=2nCK$, $tWPST=0.5nCK$

Notes:

1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
2. Write-1 to MPC is shown as an example of command-to-command timing for MPC. Timing from Write-1 to MPC [WR-FIFO] is $tWRWTR$.
3. Seamless MPC [WR-FIFO] commands may be executed by repeating the command every $tCCD$ time.
4. MPC [WR-FIFO] uses the same command-to-data timing relationship (WL , $tDQSS$, $tDQS2DQ$) as a Write-1 command.
5. A maximum of 5 MPC [WR-FIFO] commands may be executed consecutively without corrupting FIFO data.
The 6th MPC [WR-FIFO] command will overwrite the FIFO data from the first command. If fewer than 5 MPC [WR-FIFO] commands are executed, then the remaining FIFO locations will contain undefined data.
6. For the CAS-2 command following a MPC command, the CAS-2 operands must be driven "LOW."
7. To avoid corrupting the FIFO contents, MPC-1 [RD-FIFO] must immediately follow MPC-1 [WR-FIFO]/CAS-2 without any other command disturbing FIFO pointers in-between. FIFO pointers are disturbed by CKE Low, Write, Masked Write, Read, Read DQ Calibration and MRR.

See Write Training session for more information on FIFO pointer behavior.



MPC [RD FIFO] Read Operation :

$tWPRE=2nCK$, $tWPST=0.5nCK$, $tRPST=togging$, $tRPST=1.5nCK$

Notes:

1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
2. Write-1 to MPC is shown as an example of command-to-command timing for MPC. Timing from Write-1 to MPC-1 [WR-FIFO] is $tWRWTR$.
3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every $tCCD$ time.
4. MPC [RD-FIFO] uses the same command-to-data timing relationship (RL , $tDQSS$) as a Read-1 command.
5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [WR-FIFO] commands were executed, then the MPC [RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.
6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



MPC [RD FIFO] Operation : tRPRE=toggling, tRPST=1.5nCK

Notes:

1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
2. MPC [RD-FIFO] to Read-1 Operation is shown as an example of command-to-command timing for MPC. Timing from MPC-1 [RD-FIFO] command to Read is tRTRRD.
3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every tCCD time.
4. MPC [RD-FIFO] uses the same command-to-data timing relationship (RL, tDQSCK) as a Read-1 command.
5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [RD-FIFO] commands were executed, then the MPC [RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.
6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.

Timing Constraints for Training Commands

Previous Command	Next Command	Minimum Delay	Unit	Notes
WR/MWR	MPC [WR FIFO]	tWRWTR	nCK	1
	MPC [RD FIFO]	Not Allowed	-	2
	MPC [RD DQ Calibration]	WL+RU(tDQSS(max)/tCK) + BL/2+RU(tWTR/tCK)	nCK	
RD/MRR	MPC [WR FIFO]	tRTW	nCK	3
	MPC [RD FIFO]	Not Allowed	-	2
	MPC [RD DQ Calibration]	tRTRRD	nCK	3
MPC [WR FIFO]	WR/MWR	Not Allowed	-	2
	MPC [WR FIFO]	tCCD	nCK	
	RD/MRR	Not Allowed	-	2
	MPC [RD FIFO]	WL+RU(tDQSS(max)/tCK) + BL/2+RU(tWTR/tCK)	nCK	
	MPC [RD DQ Calibration]	Not Allowed	-	2
MPC [RD FIFO]	WR/MWR	tRTW	nCK	3
	MPC [WR FIFO]	tRTW	nCK	4
	RD/MRR	tRTRRD	nCK	3
	MPC [RD FIFO]	tCCD	nCK	
	MPC [RD DQ Calibration]	tRTRRD	nCK	3
MPC [RD DQ Calibration]	WR/MWR	tRTW	nCK	4
	MPC [WR FIFO]	tRTW	nCK	4
	RD/MRR	tRTRRD	nCK	3
	MPC [RD FIFO]	Not Allowed	-	2
	MPC [RD DQ Calibration]	tCCD	nCK	

Notes:

1. $tWRWTR = WL + BL/2 + RU(tDQSS(max)/tCK) + \max(RU(7.5ns/tCK), 8nCK)$
2. No commands are allowed between MPC [WR FIFO] and MPC-1 [RD FIFO] except MRW commands related to training parameters.
3. $tRTRRD = RL + RU(tDQSS(max)/tCK) + BL/2 + RD(tRPST) + \max(RU(7.5ns/tCK), 8nCK)$
4. $tRTW$: In Case of DQ ODT Disable MR11 OP[2:0] = 000_B:
 $RL + RU(tDQSS(max)/tCK) + BL/2 - WL + tWPRE + RD(tRPST)$
 In Case of DQ ODT Enable MR11 OP[2:0] ≠ 000_B:
 $RL + RU(tDQSS(max)/tCK) + BL/2 + RD(tRPST) - ODTLon - RD(tODTon, min/tCK) + 1$

Thermal Offset

Because of their tight thermal coupling with the LPDDR4 device, hot spots on an SOC can induce thermal gradients across the LPDDR4 device. As these hot spots may not be located near the device thermal sensor, the devices' temperature compensated self-refresh circuit may not generate enough refresh cycles to guarantee memory retention. To address this shortcoming, the controller can provide a thermal offset that the memory uses to adjust its TCSR circuit to ensure reliable operation.

This offset is provided through MR4(6:5) to either or to both the channels. This temperature offset may modify refresh behavior for the channel to which the offset is provided. It will take a max of 200us to have the change reflected in MR4(2:0) for the channel to which the offset is provided. If the induced thermal gradient from the device temperature sensor location to the hot spot location of the controller is larger than 15 degrees C, then self-refresh mode will not reliably maintain memory contents.

To accurately determine the temperature gradient between the memory thermal sensor and the induced hot spot, the memory thermal sensor location must be provided to the LPDDR4 memory controller.

Support of thermal offset function is optional. Please refer to vendor datasheet to figure out if the function is supported or not.

Temperature Sensor

LPDDR4 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing de-rating is required in the elevated temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device TOPER may be used to determine whether operating temperature requirements are being met.

LPDDR4 devices shall monitor device temperature and update MR4 according to tTSI. Upon assertion of CKE (Low to High transition), the device temperature status bits shall be no older than tTSI. MR4 will be updated even when device is in self refresh state with CKE HIGH.

When using the temperature sensor, the actual device case temperature may be higher than the TOPER specification that applies for the standard or elevated temperature ranges. For example, TCASE may be above 85°C when MR4[2:0] equals 'b011. LPDDR4 devices shall allow for 2°C temperature margin between the point at which the device updates the MR4 value and the point at which the controller reconfigures the system accordingly. In the case of tight thermal coupling of the memory device to external hot spots, the maximum device temperature might be higher than what is indicated by MR4.

To assure proper operation using the temperature sensor, applications should consider the following factors:

- TempGradient is the maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C.
- ReadInterval is the time period between MR4 reads from the system.
- TempSensorInterval (tTSI) is maximum delay between internal updates of MR4.
- SysRespDelay is the maximum time between a read of MR4 and the response by the system.

In order to determine the required frequency of polling MR4, the system shall use the maximum TempGradient and the maximum response time of the system using the following equation:

$$\text{TempGradient} \times (\text{ReadInterval} + \text{tTSI} + \text{SysRespDelay}) \leq 2^{\circ}\text{C}$$


Temperature Sensor

Parameter	Symbol	Max/ Min	Value	Unit	Notes
System Temperature Gradient	TempGradient	Max	System Dependent	°C/s	
MR4 Read Interval	ReadInterval	Max	System Dependent	ms	
Temperature Sensor Interval	tTSI	Max	32	ms	
System Response Delay	SysRespDelay	Max	System Dependent	ms	
Device Temperature Margin	TempMargin	Max	2	°C	

For example, if TempGradient is 10°C/s and the SysRespDelay is 1 ms:

$$(10^{\circ}\text{C/s}) \times (\text{ReadInterval} + 32\text{ms} + 1\text{ms}) \leq 2^{\circ}\text{C}$$

In this case, ReadInterval shall be no greater than 167 ms.



Temp Sensor Timing

ZQ Calibration

The MPC command is used to initiate ZQ Calibration, which calibrates the output driver impedance across process, temperature, and voltage. ZQ Calibration occurs in the background of device operation, and is designed to eliminate any need for coordination between channels (i.e. it allows for channel independence).

There are two ZQ Calibration modes initiated with the MPC command: ZQCal Start, and ZQCal Latch. ZQCal Start initiates the SDRAM's calibration procedure, and ZQCal Latch captures the result and loads it into the SDRAM's drivers.

A ZQCal Start command may be issued anytime the LPDDR4-SDRAM is not in a power-down state. A ZQCal Latch Command may be issued anytime outside of power-down after tZQCAL has expired and all DQ bus operations have completed. The CA Bus must maintain a Deselect state during tZQLAT to allow CA ODT calibration settings to be updated. The following mode register fields that modify I/O parameters cannot be changed following a ZQCal Start command and before tZQCAL has expired:

- PU-Cal (Pull-up Calibration VOH Point)
- PDDS (Pull Down Drive Strength and Rx Termination)
- DQ-ODT (DQ ODT Value)
- CA-ODT (CA ODT Value)


ZQCal Reset

The ZQCal Reset command resets the output impedance calibration to a default accuracy of +/- 30% across process, voltage, and temperature. This command is used to ensure output impedance accuracy to +/- 30% when ZQCal Start and ZQCal Latch commands are not used.

The ZQCal Reset command is executed by writing MR10 OP[0]=1B.

ZQCal Timing Parameters

Parameter	Symbol	Min/Max	Value	Unit
ZQ Calibration Time	tZQCAL	Min	1	us
ZQ Calibration Latch Time	tZQLAT	Min	max(30ns,8nCK)	ns
ZQ Calibration Reset Time	tZQRESET	Min	max(50ns,3nCK)	ns



ZQCal Timing

Notes:

1. Write and Precharge operations shown for illustrative purposes.

Any single or multiple valid commands may be executed within the tZQCAL time and prior to latching the results.

2. Before the ZQ-Latch command can be executed, any prior commands utilizing the DQ bus must have completed.

Write commands with DQ Termination must be given enough time to turn off the DQ-ODT before issuing the ZQ-Latch command.

See the ODT section for ODT timing.

Multi-Channel Considerations for Dual Channel Devices

The LPDDR4-SDRAM includes a single ZQ pin and associated ZQ Calibration circuitry. Calibration values from this circuit will be used by both channels according to the following protocol:

1. ZQCal Start commands may be issued to either or both channels.
2. ZQCal Start commands may be issued when either or both channels are executing other commands and other commands may be issued during tZQCAL.
3. ZQCal Start commands may be issued to both channels simultaneously.
4. The ZQCal Start command will begin the calibration unless a previously requested ZQ calibration is in progress.
5. If a ZQCal Start command is received while a ZQ calibration is in progress on the SDRAM, the ZQCal Start command will be ignored and the in-progress calibration will not be interrupted.
6. ZQCal Latch commands are required for each channel.
7. ZQCal Latch commands may be issued to both channels simultaneously.
8. ZQCal Latch commands will latch results of the most recent ZQCal Start command provided tZQCAL has been met.
9. ZQCal Latch commands which do not meet tZQCAL will latch the results of the most recently completed ZQ calibration.
10. ZQ Reset MRW commands will only reset the calibration values for the channel issuing the command.

In compliance with complete channel independence, either channel may issue ZQCal Start and ZQCal Latch commands as needed without regard to the state of the other channel.

ZQ External Resistor, Tolerance, and Capacitive Loading

To use the ZQ calibration function, a 240 ohm +/- 1% tolerance external resistor must be connected between the ZQ pin and V_{DDQ}.

If the system configuration shares the CA bus to form a x32 (or wider) channel, the ZQ pin of each die's x16 channel shall use a separate ZQCal resistor.

If the system configuration has more than one rank, and if the ZQ pins of both ranks are attached to a single resistor, then the SDRAM controller must ensure that the ZQCal's don't overlap.

The total capacitive loading on the ZQ pin must be limited to 25pF.

Example: If a system configuration shares a CA bus between 'n' channels to form a n * 16 wide bus, and no means are available to control the ZQCal separately for each channel (i.e. separate CS, CKE, or CK), then each x16 channel must have a separate ZQCal resistor.

Example: For a x32, two rank system, each x16 channel must have its own ZQCal resistor, but the ZQCal resistor can be shared between ranks on each x16 channel. In this configuration, the CS signal can be used to ensure that the ZQCal commands for Rank[0] and Rank[1] don't overlap.

Pull Up/Pull Down Driver Characteristics and Calibration

Pull-down Driver Characteristics, with ZQ Calibration

RONPD,nom	Resistor	Min	Nom	Max	Unit
40 Ohm	RON40PD	0.9	1	1.1	RZQ/6
48 Ohm	RON48PD	0.9	1	1.1	RZQ/5
60 Ohm	RON60PD	0.9	1	1.1	RZQ/4
80 Ohm	RON80PD	0.9	1	1.1	RZQ/3
120 Ohm	RON120PD	0.9	1	1.1	RZQ/2
240 Ohm	RON240PD	0.9	1	1.1	RZQ/1

Notes:

1. All value are after ZQ Calibration. Without ZQ Calibration RONPD values are $\pm 30\%$.

Pull-Up Characteristics, with ZQ Calibration

VOHPU,nom	VOH,nom(mV)	Min	Nom	Max	Unit
VDDQ*0.5	300	0.9	1	1.1	VOH,nom
VDDQ*0.6	360	0.9	1	1.1	VOH,nom

Notes:

1. All values are after ZQ Calibration. Without ZQ Calibration VOH(nom) values are $\pm 30\%$.
2. VOH,nom (mV) values are based on a nominal VDDQ =0.6V.

Terminated Valid Calibration Points

VOHPU,nom	SOCODT Value					
	240	120	80	60	48	40
VDDQ*0.5	VALID	VALID	VALID	VALID	VALID	VALID
VDDQ*0.6	DNU	VALID	DNU	VALID	DNU	DNU

Notes:


1. Once the output is calibrated for a given VOH(nom) calibration point, the ODT value may be changed without recalibration.
2. If the VOH(nom) calibration point is changed, then re-calibration is required.
3. DNU = Do Not Use

On Die Termination for Command/Address Bus

ODT (On-Die Termination) is a feature of the LPDDR4 SDRAM that allows the SDRAM to turn on/off termination resistance for CK, $\overline{\text{CK}}$, CS and CA[5:0] signals without the ODT control pin.

The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices via Mode Register setting.

A simple functional representation of the DRAM ODT feature is shown in following figure.



Functional Representation of CA ODT



ODT Mode Register and ODT State Table

ODT termination values are set and enabled via MR11. The CA bus (CK, $\overline{\text{CK}}$, CS, CA[5:0]) ODT resistance values are set by MR11 OP[6:4]. The default state for the CA is ODT disabled.

ODT is applied on the CA bus to the CK, $\overline{\text{CK}}$, CS and CA[5:0] signals. Generally, only one termination load will be present even if multiple devices are sharing the command signals. In contrast to LPDDR4 where the ODT_CA input is used in combination with mode registers, LPDDR4X uses mode registers exclusively to enable CA termination. Before enabling CA termination via MR11, all ranks should have appropriate MR22 termination settings programmed. In a multi rank system, the terminating rank should be trained first, followed by the nonterminating rank(s).

Command Bus ODT State


ODTE-CA MR11[6:4]	ODTD-CA MR22[5]	ODTF-CK MR22[3]	ODTF-CS MR22[4]	ODT State for CA	ODT State for CK/ $\overline{\text{CK}}$	ODT State for CS
Disabled ¹	Valid ²	Valid ²	Valid ²	Off	Off	Off
Valid ²	0	0	0	On	On	On
Valid ²	0	0	1	On	On	Off
Valid ²	0	1	0	On	Off	On
Valid ²	0	1	1	On	Off	Off
Valid ²	1	0	0	Off	On	On
Valid ²	1	0	1	Off	On	Off
Valid ²	1	1	0	Off	Off	On
Valid ²	1	1	1	Off	Off	Off

Notes:

1. Default Value
2. "Valid" means "0 or 1"

ODT Mode Register and ODT Characteristics

$$R_{TT} = \frac{V_{out}}{|I_{out}|}$$





ODT DC Electrical Characteristics, assuming $RZQ = 240\Omega \pm 1\%$ over the entire operating temperature range after a proper ZQ calibration

MR11[6:4]	RTT	Vout	Min	Nom	Max	Unit	Notes
001	240Ω	VOLdc= 0.20 * VDDQ	0.8	1.0	1.1	RZQ	1,2
		VOMdc= 0.50 * VDDQ	0.9	1.0	1.1	RZQ	1,2
		VOHdc= 0.75 * VDDQ	0.9	1.0	1.3	RZQ	1,2
010	120Ω	VOLdc= 0.20 * VDDQ	0.8	1.0	1.1	RZQ/2	1,2
		VOMdc= 0.50 * VDDQ	0.9	1.0	1.1	RZQ/2	1,2
		VOHdc= 0.75 * VDDQ	0.9	1.0	1.3	RZQ/2	1,2
011	80Ω	VOLdc= 0.20 * VDDQ	0.8	1.0	1.1	RZQ/3	1,2
		VOMdc= 0.50 * VDDQ	0.9	1.0	1.1	RZQ/3	1,2
		VOHdc= 0.75 * VDDQ	0.9	1.0	1.3	RZQ/3	1,2
100	60Ω	VOLdc= 0.20 * VDDQ	0.8	1.0	1.1	RZQ/4	1,2
		VOMdc= 0.50 * VDDQ	0.9	1.0	1.1	RZQ/4	1,2
		VOHdc= 0.75 * VDDQ	0.9	1.0	1.3	RZQ/4	1,2
101	48Ω	VOLdc= 0.20 * VDDQ	0.8	1.0	1.1	RZQ/5	1,2
		VOMdc= 0.50 * VDDQ	0.9	1.0	1.1	RZQ/5	1,2
		VOHdc= 0.75 * VDDQ	0.9	1.0	1.3	RZQ/5	1,2
110	40Ω	VOLdc= 0.20 * VDDQ	0.8	1.0	1.1	RZQ/6	1,2
		VOMdc= 0.50 * VDDQ	0.9	1.0	1.1	RZQ/6	1,2
		VOHdc= 0.75 * VDDQ	0.9	1.0	1.3	RZQ/6	1,2
Mismatch CA-CA within clk group		0.50* VDDQ	-		2	%	1,2,3

Notes:

- The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- Pull-dn ODT resistors are recommended to be calibrated at $0.50 * V_{DDQ}$. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at $0.75 * V_{DDQ}$ and $0.2 * V_{DDQ}$.
- CA to CA mismatch within clock group (CA,CS) variation for a given component including CK and $\overline{CK}$ (characterized).

$$CA-CA_{Mismatch} = \frac{RODT_{(max)} - RODT_{(min)}}{RODT_{(avg)}}$$



ODT DC Electrical Characteristics, assuming $RZQ = 240\Omega \pm 1\%$ over the entire operating temperature range after a proper ZQ calibration

MR11[6:4]	RTT	Vout	Min	Nom	Max	Unit	Notes
001	240Ω	VOLdc= 0.20 * V _{DDQ}	0.8	1.0	1.1	RZQ	1,2
		VOMdc= 0.50 * V _{DDQ}	0.9	1.0	1.1	RZQ	1,2
		VOHdc= 0.75 * V _{DDQ}	0.9	1.0	1.3	RZQ	1,2
010	120Ω	VOLdc= 0.20 * V _{DDQ}	0.8	1.0	1.1	RZQ/2	1,2
		VOMdc= 0.50 * V _{DDQ}	0.9	1.0	1.1	RZQ/2	1,2
		VOHdc= 0.75 * V _{DDQ}	0.9	1.0	1.3	RZQ/2	1,2
011	80Ω	VOLdc= 0.20 * V _{DDQ}	0.8	1.0	1.1	RZQ/3	1,2
		VOMdc= 0.50 * V _{DDQ}	0.9	1.0	1.1	RZQ/3	1,2
		VOHdc= 0.75 * V _{DDQ}	0.9	1.0	1.3	RZQ/3	1,2
100	60Ω	VOLdc= 0.20 * V _{DDQ}	0.8	1.0	1.1	RZQ/4	1,2
		VOMdc= 0.50 * V _{DDQ}	0.9	1.0	1.1	RZQ/4	1,2
		VOHdc= 0.75 * V _{DDQ}	0.9	1.0	1.3	RZQ/4	1,2
101	48Ω	VOLdc= 0.20 * V _{DDQ}	0.8	1.0	1.1	RZQ/5	1,2
		VOMdc= 0.50 * V _{DDQ}	0.9	1.0	1.1	RZQ/5	1,2
		VOHdc= 0.75 * V _{DDQ}	0.9	1.0	1.3	RZQ/5	1,2
110	40Ω	VOLdc= 0.20 * V _{DDQ}	0.8	1.0	1.1	RZQ/6	1,2
		VOMdc= 0.50 * V _{DDQ}	0.9	1.0	1.1	RZQ/6	1,2
		VOHdc= 0.75 * V _{DDQ}	0.9	1.0	1.3	RZQ/6	1,2
Mismatch CA-CA within clk group		0.50* V _{DDQ}	-		2	%	1,2,3

Notes:


- The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- Pull-dn ODT resistors are recommended to be calibrated at $0.50 * V_{DDQ}$. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at $0.75 * V_{DDQ}$ and $0.2 * V_{DDQ}$.
- CA to CA mismatch within clock group (CA,CS) variation for a given component including CK and $\overline{CK}$ (characterized).

$$CA-CA_{Mismatch} = \frac{RODT_{(max)} - RODT_{(min)}}{RODT_{(avg)}}$$



ODT for Command/Address update time

ODT for Command/Address update time after Mode Register set are shown in following figure.



ODT for Command/Address setting update timing in 4 Clock Cycle Command

Notes:

1. 4 Clock Cycle Command

ODT CA AC Timing


Speed		1600/1866/2133/2400/3200/3733		Unit	Notes
Parameter	Symbol	Min	Max		
ODT CA Value Update Time	t _{ODTUP}	RU(20ns/tCK(avg))	-		

On-Die Termination

ODT (On-Die Termination) is a feature of the LPDDR4 SDRAM that allows the DRAM to turn on/off termination resistance for each DQ, DQS, $\overline{DQS}$ and DMI signals without the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices during Write or Mask Write operation.

The ODT feature is off and cannot be supported in Power Down and Self-Refresh modes.

A simple functional representation of the DRAM ODT feature is shown in following figure.



Functional Representation of ODT

The switch is enabled by the internal ODT control logic, which uses the Write-1 or Mask Write-1 command and other mode register control information. The value of R_{TT} is determined by the settings of Mode Register bits.

ODT Mode Register

The ODT Mode is enabled if MR11 OP[3:0] are non zero. In this case, the value of R_{TT} is determined by the settings of those bits. The ODT Mode is disabled if MR11 OP[3] = 0.

Asynchronous ODT

When ODT Mode is enabled in MR11 OP[3:0], DRAM ODT is always Hi-Z. DRAM ODT feature is automatically turned ON asynchronously based on the Write-1 or Mask Write-1 command that DRAM samples. After the write burst is complete, DRAM ODT featured is automatically turned OFF asynchronously.

Following timing parameters apply when DRAM ODT mode is enabled:

- ODTLon, tODTon,min, tODTon,max
- ODTLoff, tODToff,min, tODToff,max

ODTLon is a synchronous parameter and it is the latency from CAS-2 command to tODTon reference. ODTLon latency is a fixed latency value for each speed bin. Each speed bin has a different ODTLon latency.

Minimum RTT turn-on time (tODTon,min) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on.

Maximum RTT turn on time (tODTon,max) is the point in time when the ODT resistance is fully on.

tODTon,min and tODTon,max are measured once ODTLon latency is satisfied from CAS-2 command.

ODTLoff is a synchronous parameter and it is the latency from CAS-2 command to tODToff reference. ODTLoff latency is a fixed latency value for each speed bin. Each speed bin has a different ODTLoff latency.

Minimum RTT turn-off time (tODToff,min) is the point in time when the device termination circuit starts to turn off the ODT resistance.

Maximum ODT turn off time (tODToff,max) is the point in time when the on-die termination has reached high impedance.

tODToff,min and tODToff,max are measured once ODTLoff latency is satisfied from CAS-2 command.

ODTLon and ODTLoff Latency Values

ODTLon Latency ¹		ODTLoff Latency ²		Lower Clock Frequency Limit(>)	Upper Clock Frequency Limit(≤)
tWPRE = 2 tCK					
WL Set "A"	WL Set "B"	WL Set "A"	WL Set "B"		
N/A	N/A	N/A	N/A	10	266
N/A	N/A	N/A	N/A	266	533
N/A	6	N/A	22	533	800
4	12	20	28	800	1066
4	14	22	32	1066	1333
6	18	24	36	1333	1600
6	20	26	40	1600	1866
8	24	28	44	1866	2133
nCK	nCK	nCK	nCK	MHz	MHz

Notes:

1. ODTLon is referenced from CAS-2 command.
2. ODTLoff as shown in table assumes BL=16. For BL32, 8 tCK should be added.
3. Clock Frequency herewith is a reference base on JEDEC's. Precise tCK setting needs to follow where defined on speed compatible table in section "Operating frequency", exceptional setting please confirm with NTC.

Asynchronous ODT Turn On and Turn Off Timing

Parameter	800 - 2133 MHz	Unit
tODTon, min	1.5	ns
tODTon, max	3.5	ns
tODToff, min	1.5	ns
tODToff, max	3.5	ns



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



Asynchronous ODTon/ODToff Timing

Notes:

1. BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
2. Din n = data-in to columnn n
3. DES commands are shown for ease of illustration; other commands may be valid at these times.

ODT during Write Leveling

If ODT is enabled in MR11 OP[3:0], in Write Leveling mode, DRAM always provides the termination on DQS/ $\overline{\text{DQS}}$ signals. DQ termination is always off in Write Leveling mode regardless.

DRAM Termination Function in Write Leveling Mode

ODT Enabled in MR11	DQS/ $\overline{\text{DQS}}$ termination	DQ termination
Disabled	OFF	OFF
Enabled	ON	OFF




On Die Termination for DQ, DQS and DMI

On-Die Termination effective resistance R_{TT} is defined by MR11 OP[2:0].

ODT is applied to the DQ, DMI, DQS and $\overline{DQS}$ pins.

A functional representation of the on-die termination is shown in the figure below.





NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

ODT DC Electrical Characteristics, assuming $RZQ = 240\Omega \pm 1\%$ over the entire operating temperature range after a proper ZQ calibration

MR11 OP[2:0]	RTT	Vout	Min	Nom	Max	Unit	Notes
001	240Ω	VOLdc= 0.20 * VDDQ	0.8	1.0	1.1	RZQ	1,2
		VOMdc= 0.50 * VDDQ	0.9	1.0	1.1	RZQ	1,2
		VOHdc= 0.75 * VDDQ	0.9	1.0	1.3	RZQ	1,2
010	120Ω	VOLdc= 0.20 * VDDQ	0.8	1.0	1.1	RZQ/2	1,2
		VOMdc= 0.50 * VDDQ	0.9	1.0	1.1	RZQ/2	1,2
		VOHdc= 0.75 * VDDQ	0.9	1.0	1.3	RZQ/2	1,2
011	80Ω	VOLdc= 0.20 * VDDQ	0.8	1.0	1.1	RZQ/3	1,2
		VOMdc= 0.50 * VDDQ	0.9	1.0	1.1	RZQ/3	1,2
		VOHdc= 0.75 * VDDQ	0.9	1.0	1.3	RZQ/3	1,2
100	60Ω	VOLdc= 0.20 * VDDQ	0.8	1.0	1.1	RZQ/4	1,2
		VOMdc= 0.50 * VDDQ	0.9	1.0	1.1	RZQ/4	1,2
		VOHdc= 0.75 * VDDQ	0.9	1.0	1.3	RZQ/4	1,2
101	48Ω	VOLdc= 0.20 * VDDQ	0.8	1.0	1.1	RZQ/5	1,2
		VOMdc= 0.50 * VDDQ	0.9	1.0	1.1	RZQ/5	1,2
		VOHdc= 0.75 * VDDQ	0.9	1.0	1.3	RZQ/5	1,2
110	40Ω	VOLdc= 0.20 * VDDQ	0.8	1.0	1.1	RZQ/6	1,2
		VOMdc= 0.50 * VDDQ	0.9	1.0	1.1	RZQ/6	1,2
		VOHdc= 0.75 * VDDQ	0.9	1.0	1.3	RZQ/6	1,2
Mismatch DQ-DQ within byte		0.50* VDDQ	-		2	%	1,2,3

Notes:

- The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- Pull-dn Pull-dn ODT resistors are recommended to be calibrated at $0.75 * V_{DDQ}$ and $0.2 * V_{DDQ}$. Other calibration schemes may be used to achieve the linearity spec shown above, e.g., calibration at $0.75 * V_{DDQ}$ and $0.1 * V_{DDQ}$.
- DQ to DQ mismatch within byte variation for a given component including DQS and $\overline{DQS}$ (characterized).

$$DQ - DQ \text{ Mismatch} = \frac{RODT_{(max)} - RODT_{(min)}}{RODT_{(avg)}}$$

ODT DC Electrical Characteristics, assuming $RZQ = 240\Omega \pm 1\%$ over the entire operating temperature range after a proper ZQ calibration

MR11 OP[2:0]	RTT	Vout	Min	Nom	Max	Unit	Notes
001	240Ω	VOLdc= 0.20 * V _{DDQ}	0.8	1	1.1	RZQ	1,2
		VOMdc= 0.50 * V _{DDQ}	0.9	1	1.1	RZQ	1,2
		VOHdc= 0.75 * V _{DDQ}	0.9	1	1.3	RZQ	1,2
010	120Ω	VOLdc= 0.20 * V _{DDQ}	0.8	1	1.1	RZQ/2	1,2
		VOMdc= 0.50 * V _{DDQ}	0.9	1	1.1	RZQ/2	1,2
		VOHdc= 0.75 * V _{DDQ}	0.9	1	1.3	RZQ/2	1,2
011	80Ω	VOLdc= 0.20 * V _{DDQ}	0.8	1	1.1	RZQ/3	1,2
		VOMdc= 0.50 * V _{DDQ}	0.9	1	1.1	RZQ/3	1,2
		VOHdc= 0.75 * V _{DDQ}	0.9	1	1.3	RZQ/3	1,2
100	60Ω	VOLdc= 0.20 * V _{DDQ}	0.8	1	1.1	RZQ/4	1,2
		VOMdc= 0.50 * V _{DDQ}	0.9	1	1.1	RZQ/4	1,2
		VOHdc= 0.75 * V _{DDQ}	0.9	1	1.3	RZQ/4	1,2
101	48Ω	VOLdc= 0.20 * V _{DDQ}	0.8	1	1.1	RZQ/5	1,2
		VOMdc= 0.50 * V _{DDQ}	0.9	1	1.1	RZQ/5	1,2
		VOHdc= 0.75 * V _{DDQ}	0.9	1	1.3	RZQ/5	1,2
110	40Ω	VOLdc= 0.20 * V _{DDQ}	0.8	1	1.1	RZQ/6	1,2
		VOMdc= 0.50 * V _{DDQ}	0.9	1	1.1	RZQ/6	1,2
		VOHdc= 0.75 * V _{DDQ}	0.9	1	1.3	RZQ/6	1,2
Mismatch DQ-DQ within byte		0.50* V _{DDQ}	-		2	%	1,2,3

Notes:

- The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity¹.
- Pull-dn ODT resistors are recommended to be calibrated at $0.75 * V_{DDQ}$ and $0.2 * V_{DDQ}$. Other calibration schemes may be used to achieve the linearity spec shown above, e.g., calibration at $0.75 * V_{DDQ}$ and $0.1 * V_{DDQ}$.
- DQ to DQ mismatch within byte variation for a given component including DQS and $\overline{DQS}$ (characterized).

$$DQ - DQ \text{ Mismatch} = \frac{RODT_{(max)} - RODT_{(min)}}{RODT_{(avg)}}$$

NOTE1. As of publication of this document, under discussion by the formulating committee.

Output Driver and Termination Register Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the tables shown below.

Output Driver and Termination Register Sensitivity Definition

Resistor	Definition Point	Min	Max	Unit	Notes
R _{ONPD}	0.50 x VDDQ	$90 - (dR_{ONdT} \times \Delta T) - (dR_{ONdV} \times \Delta V)$	$110 + (dR_{ONdT} \times \Delta T) + (dR_{ONdV} \times \Delta V)$	%	1,2
V _{OHPU}	0.50 x VDDQ	$90 - (dV_{OHdT} \times \Delta T) - (dV_{OHdV} \times \Delta V)$	$110 + (dV_{OHdT} \times \Delta T) + (dV_{OHdV} \times \Delta V)$	%	1,2,5
R _{TT(I/O)}	0.50 x VDDQ	$90 - (dR_{ONdT} \times \Delta T) - (dR_{ONdV} \times \Delta V)$	$110 + (dR_{ONdT} \times \Delta T) + (dR_{ONdV} \times \Delta V)$	%	1,2,3
R _{TT(In)}	0.50 x VDDQ	$90 - (dR_{ONdT} \times \Delta T) - (dR_{ONdV} \times \Delta V)$	$110 + (dR_{ONdT} \times \Delta T) + (dR_{ONdV} \times \Delta V)$	%	1,2,4

Notes:

- $\Delta T = T - T(@ \text{Calibration})$, $\Delta V = V - V(@ \text{Calibration})$
- dR_{ONdT}, dR_{ONdV}, dV_{OHdT}, dV_{OHdV}, dR_{TTdV}, and dR_{TTdT} are not subject to production test but are verified.
- This parameter applies to Input/Output pin such as DQS, DQ and DMI.
- This parameter applies to Input pin such as CK, CA and CS.
- Refer to Pull Up/Pull Down Driver Characteristics for V_{OHPU}.

Output Driver and Termination Register Temperature and Voltage Sensitivity

Symbol	Parameter	Min	Max	Unit
dR _{ONdT}	R _{ON} Temperature Sensitivity	0.00	0.75	%/°C
dR _{ONdV}	R _{ON} Voltage Sensitivity	0.00	0.20	%/mV
dV _{OHdT}	V _{OH} Temperature Sensitivity	0.00	0.75	%/°C
dV _{OHdV}	V _{OH} Voltage Sensitivity	0.00	0.35	%/mV
dR _{TTdT}	R _{TT} Temperature Sensitivity	0.00	0.75	%/°C
dR _{TTdV}	R _{TT} Voltage Sensitivity	0.00	0.20	%/mV

Power-Down Mode

Power-Down Entry and Exit

Power-down is asynchronously entered when CKE is driven LOW. CKE must not go LOW while the following operations are in progress:

- Mode Register Read
- Mode Register Write
- Read
- Write
- $V_{REF}(CA)$ Range and Value setting via MRW
- $V_{REF}(DQ)$ Range and Value setting via MRW
- Command Bus Training mode Entering/Exiting via MRW
- VRCG High Current mode Entering/Exiting via MRW

And the LPDDR4 DRAM cannot be placed in power-down state during “Start DQS Interval Oscillator” operation.

CKE can go LOW while any other operations such as row activation, Precharge, Auto Precharge, or Refresh are in progress. The power-down IDD specification will not be applied until such operations are complete.

Entering power-down deactivates the input and output buffers, excluding CKE and $\overline{RESET}$. To ensure that there is enough time to account for internal delay on the CKE signal path, CS input is required stable Low level and CA input level is don't care after CKE is driven LOW, this timing period is defined as t_{CKELCS} . Clock input is required after CKE is driven LOW, this timing period is defined as t_{CKELCK} . CKE LOW will result in deactivation of all input receivers except $\overline{RESET}$ after t_{CKELCK} has expired. In power-down mode, CKE must be held LOW; all other input signals except $\overline{RESET}$ are "Don't Care". CKE LOW must be maintained until $t_{CKE,min}$ is satisfied.

V_{DDQ} can be turned off during power-down. Prior to exiting power-down, V_{DDQ} must be within its minimum/maximum operating range.

No refresh operations are performed in power-down mode except Self-Refresh power-down. The maximum duration in non-Self-Refresh power-down mode is only limited by the refresh requirements outlined in the Refresh command section.


The power-down state is asynchronously exited when CKE is driven HIGH. CKE HIGH must be maintained until $t_{CKE,min}$ is satisfied. A valid, executable command can be applied with power-down exit latency t_{XP} after CKE goes HIGH. Power-down exit latency is defined in the AC timing parameter table.

Clock frequency change or Clock Stop is inhibited during t_{CMDCKE} , t_{CKELCK} , t_{CKCKEH} , t_{XP} , $t_{MRWCKEL}$ and t_{ZQCKE} periods.



If power-down occurs when all banks are idle, this mode is referred to as idle power-down. If power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. And if power-down occurs when Self Refresh is in progress, this mode is referred to as Self Refresh power-down in which the internal refresh is continuing in the same way as Self Refresh mode.

When CA, CK and/or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or CA-ODT pad setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including power-down.



Basic Power-Down Entry and Exit Timing

Notes:

1. Input clock frequency can be changed or the input clock can be stopped or floated during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of t_{CKCKEH} of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



Read and Read with Auto Precharge to Power-Down Entry

Notes:

1. CKE must be held HIGH until the end of the burst operation.
2. Minimum Delay time from Read Command or Read with Auto-Precharge Command to falling edge of CKE signal is as follows.
 Read Post-amble = 0.5nCK : MR1 OP[7]=[0] : $(RL \times tCK) + tDQSK(Max) + ((BL/2) \times tCK) + 1tCK$
 Read Post-amble = 1.5nCK : MR1 OP[7]=[1] : $(RL \times tCK) + tDQSK(Max) + ((BL/2) \times tCK) + 2tCK$



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



Write and Mask Write to Power-Down Entry

Notes:

1. CKE must be held HIGH until the end of the burst operation.
2. Minimum Delay time from Write Command or Mask Write Command to falling edge of CKE signal is as follows.
 $(WL \times t_{CK}) + t_{DQSS}(\text{Max}) + t_{DQS2DQ}(\text{Max}) + ((BL/2) \times t_{CK}) + t_{WR}$
3. This timing is applied regardless of DQ ODT Disable/Enable setting: MR11[OP2:0].
4. This timing diagram only applies to the Write and Mask Write Commands without Auto-Precharge.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



Write with Auto Precharge and Mask Write with Auto Precharge to Power-Down Entry

Notes:

1. CKE must be held HIGH until the end of the burst operation.
2. Delay time from Write with Auto-Precharge Command or Mask Write with Auto-Precharge Command to falling edge of CKE signal is more than $(WL \times tCK) + tDQSS(Max) + tDQS2DQ(Max) + ((BL/2) \times tCK) + (nWR \times tCK) + (2 \times tCK)$
3. Internal Precharge Command
4. This timing is applied regardless of DQ ODT Disable/Enable setting: MR11[OP2:0].



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU



Refresh entry to Power-Down Entry

Notes:

1. CKE must be held HIGH until tCMDCKE is satisfied.



Activate Command to Power-Down Entry

Notes:

1. CKE must be held HIGH until tCMDCKE is satisfied.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM


16Gb: NT6AP256F64AU



Precharge Command to Power-Down Entry

Notes:


1. CKE must be held HIGH until tCMDCKE is satisfied.



Mode Register Read to Power-Down Entry

Notes:

1. CKE must be held HIGH until the end of the burst operation.
2. Minimum Delay time from Mode Register Read Command to falling edge of CKE signal is as follows:
 Read Post-amble = 0.5nCK : MR1 OP[7]=[0] : $(RL \times tCK) + tDQSCK(Max) + ((BL/2) \times tCK) + 1tCK$
 Read Post-amble = 1.5nCK : MR1 OP[7]=[1] : $(RL \times tCK) + tDQSCK(Max) + ((BL/2) \times tCK) + 2tCK$



Mode Register Write to Power-Down Entry


Notes:

1. CKE must be held HIGH until tMRWCKEL is satisfied.

2. This timing is the general definition for Power Down Entry after Mode Register Write Command.

When a Mode Register Write Command changes a parameter or starts an operation that requires special timing longer than tMRWCKEL, that timing must be satisfied before CKE is driven low.

Changing the Vref(DQ) value is one example, in this case the appropriate Vref_time-Short/Middle/Long must be satisfied.



Multi purpose Command for Start ZQ Calibration to Power-Down Entry

Notes:

1. ZQ Calibration continues if CKE goes low after tZQCKE is satisfied.



Power-Down AC Timing

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
Power Down Timing					
CKE minimum pulse width (HIGH and LOW pulse width)	tCKE	Min	Max(7.5ns, 4nCK)	-	
Delay from valid command to CKE input LOW	tCMDCKE	Min	Max(1.75ns, 3nCK)	ns	1
Valid Clock Requirement after CKE Input low	tCKELCK	Min	Max(5ns, 5nCK)	ns	1
Valid CS Requirement before CKE Input Low	tCSCKE	Min	1.75	ns	
Valid CS Requirement after CKE Input low	tCKELCS	Min	Max(5ns, 5nCK)	ns	
Valid Clock Requirement before CKE Input High	tCKCKEH	Min	Max(1.75ns, 3nCK)	ns	1
Exit power- down to next valid command delay	tXP	Min	Max(7.5ns, 5nCK)	ns	1
Valid CS Requirement before CKE Input High	tCSCKEH	Min	1.75	ns	
Valid CS Requirement after CKE Input High	tCKEHCS	Min	Max(7.5ns, 5nCK)	ns	
Valid Clock and CS Requirement after CKE Input low after MRW Command	tMRWCKEL	Min	Max(14ns, 10nCK)	ns	1
Valid Clock and CS Requirement after CKE Input low after ZQ Calibration Start Command	tZQCKE	Min	Max(1.75ns, 3nCK)	ns	1


Notes:

1. Delay time has to satisfy both analog time(ns) and clock count(nCK).

For example, tCMDCKE will not expire until CK has toggled through at least 3 full cycles

(3 *tCK) and 1.75ns has transpired.

The case which 3nCK is applied to is shown below.



tCMDCKE Timing

Input Clock Stop and Frequency Change

LPDDR4 SDRAMs support input clock frequency change during CKE LOW under the following conditions:

- $t_{CK(ABS)min}$ is met for each clock cycle;
- Refresh requirements apply during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to changing the frequency;
- The related timing conditions (t_{RCD} , t_{RP}) have been met prior to changing the frequency;
- The initial clock frequency shall be maintained for a minimum of 4 clock cycles after CKE goes LOW;
- The clock satisfies $t_{CH(ABS)}$ and $t_{CL(ABS)}$ for a minimum of 2 clock cycles prior to CKE going HIGH

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR4 devices support clock stop during CKE LOW under the following conditions:

- CK is held LOW and $\overline{CK}$ is held HIGH or both are floated during clock stop;
- Refresh requirements apply during clock stop;
- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to stopping the clock;
- The related timing conditions (t_{RCD} , t_{RP}) have been met prior to stopping the clock;
- The initial clock frequency shall be maintained for a minimum of 4 clock cycles after CKE goes LOW;
- The clock satisfies $t_{CH(ABS)}$ and $t_{CL(ABS)}$ for a minimum of 2 clock cycles prior to CKE going HIGH

LPDDR4 devices support input clock frequency change during CKE HIGH under the following conditions:

- $t_{CK(ABS)min}$ is met for each clock cycle;
- Refresh requirements apply during clock frequency change;
- Any Activate, Read, Write, Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to changing the frequency;
- The related timing conditions (t_{RCD} , t_{WR} , t_{WRA} , t_{RP} , t_{MRW} , t_{MRR} , etc.) have been met prior to changing the frequency;
- CS shall be held LOW during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- The LPDDR4 SDRAM is ready for normal operation after the clock satisfies $t_{CH(ABS)}$ and $t_{CL(ABS)}$ for a minimum of $2 \cdot t_{CK} + t_{XP}$.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR4 devices support clock stop during CKE HIGH under the following conditions:

- CK is held LOW and $\overline{CK}$ is held HIGH during clock stop;
- CS shall be held LOW during clock stop;
- Refresh requirements apply during clock stop;
- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate, Read, Write, MPC(WRFIFO,RDFIFO,RDDQCAL), Precharge, Mode Register Write or Mode Register Read commands must have executed to completion, including any associated data bursts and extra 4 clock cycles must be provided prior to stopping the clock;
- The related timing conditions (t_{RCD} , t_{WR} , t_{RP} , t_{MRW} , t_{MRR} , t_{ZQLAT} , etc.) have been met prior to stopping the clock;
- Read with auto pre-charge and write with auto pre-charge commands need extra 4 clock cycles in addition to the related timing constraints, n_{WR} and n_{RTP} , to complete the operations.
- REFab, REFpb, SRE, SRX and MPC(Zqcal Start) commands are required to have 4 additional clocks prior to stopping the clock same as CKE=L case.
- The LPDDR4 SDRAM is ready for normal operation after the clock is restarted and satisfies $t_{CH}(abs)$ and $t_{CL}(abs)$ for a minimum of $2 \cdot t_{CK} + t_{XP}$.

Truth Tables

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR4 device must be reset or power-cycled and then restarted through the specified initialization sequence before normal operation can continue.

CKE signal has to be held High when the commands listed in the command truth table input.



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Command Truth Table

SDRAM Command	CS	CA0	CA1	CA2	CA3	CA4	CA5	CK edge	Notes
Deselect(DES)	L	X						R1	1,2
Multi Purpose Command (MPC)	H	L	L	L	L	L	OP6	R1	1,9
	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	
Precharge(PRE) (Per Bank, All Bank)	H	L	L	L	L	H	AB	R1	1,2,3,4
	L	BA0	BA1	BA2	V	V	V	R2	
Refresh(REF) (Per Bank, All Bank)	H	L	L	L	H	L	AB	R1	1,2,3,4
	L	BA0	BA1	BA2	V	V	V	R2	
Self Refresh Entry(SRE)	H	L	L	L	H	H	V	R1	1,2
	L	V						R2	
Write-1(WR-1)	H	L	L	H	L	L	BL	R1	1,2,3,6,7,9
	L	BA0	BA1	BA2	V	C9	AP	R2	
Self Refresh Exit(SRX)	H	L	L	H	L	H	V	R1	1,2
	L	V						R2	
Mask Write-1(MRW-1)	H	L	L	H	H	L	L	R1	1,2,3,5,6,9
	L	BA0	BA1	BA2	V	C9	AP	R2	
RFU	H	L	L	H	H	H	V	R1	1,2
	L	V						R2	
Read-1(RD-1)	H	L	H	L	L	L	BL	R1	1,2,3,6,7,9
	L	BA0	BA1	BA2	V	C9	AP	R2	
CAS-2 (Write-2, Mask Write-2, Read-2, MRR-2, MPC)	H	L	H	L	L	H	C8	R1	1,8,9
	L	C2	C3	C4	C5	C6	C7	R2	
RFU	H	L	H	L	H	L	L	R1	1,2
	L	V						R2	
RFU	H	L	H	L	H	H	V	R1	1,2
	L	V						R2	
Mode Register Write-1(MRW-1)	H	L	H	H	L	L	OP7	R1	1,2,11
	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	
Mode Register Write-2(MRW-2)	H	L	H	H	L	H	OP6	R1	1,2,11
	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	
Mode Register Read-1(MRR-1)	H	L	H	H	H	L	V	R1	1,2,12
	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	
RFU	H	L	H	H	H	H	V	R1	1,2
	L	V						R2	
Activate-1(ACT-1)	H	H	L	R12	R13	R14	R15	R1	1,2,3,10
	L	BA0	BA1	BA2	V	R10	R11	R2	
Activate-2(ACT-2)	H	H	H	R6	R7	R8	R9	R1	1,10,13
	L	R0	R1	R2	R3	R4	R5	R2	

1. All LPDDR4 commands except for Deselect are 2 clock cycle long and defined by states of CS and CA[5:0] at the first rising edge of clock.
Deselect command is 1 clock cycle long.
2. "V" means "H" or "L" (a defined logic level). "X" means don't care in which case CA[5:0] can be floated.
3. Bank addresses BA[2:0] determine which bank is to be operated upon.
4. AB "HIGH" during Precharge or Refresh command indicates that command must be applied to all banks and bank address is a don't care.
5. Mask Write-1 command supports only BL 16. For Mask Write-1 command, CA5 must be driven LOW on first rising clock cycle (R1).
6. AP "HIGH" during Write-1, Mask Write-1 or Read-1 commands indicates that an Auto-Precharge will occur to the bank associated with the Write, Mask Write or Read command.
7. If Burst Length on-the-fly is enabled, BL "HIGH" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=32. BL "LOW" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=16. If Burst Length on-the-fly is disabled, then BL must be driven to defined logic level "H" or "L".
8. For CAS-2 commands (Write-2 or Mask Write-2 or Read-2 or MRR-2 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration), C[1:0] are not transmitted on the CA[5:0] bus and are assumed to be zero. Note that for CAS-2 Write-2 or CAS-2 Mask Write-2 command, C[3:2] must be driven LOW.
9. Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be immediately followed by CAS-2 command consecutively without any other command in between. Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be issued first before issuing CAS-2 command. MPC (Only Start & Stop DQS Oscillator, Start & Latch ZQ Calibration) commands do not require CAS-2 command; they require two additional DES or NOP commands consecutively before issuing any other commands..
10. Activate-1 command must be immediately followed by Activate-2 command consecutively without any other command in between.
Activate-1 command must be issued first before issuing Activate-2 command. Once Activate-1 command is issued, Activate-2 command must be issued before issuing another Activate-1 command.
11. MRW-1 command must be immediately followed by MRW-2 command consecutively without any other command in between. MRW-1 command must be issued first before issuing MRW-2 command.
12. MRR-1 command must be immediately followed by CAS-2 command consecutively without any other command in between. MRR-1 command must be issued first before issuing CAS-2 command.
13. In case of the densities which not to use R17 and R18 as row address, R17 and R18 must both be driven High for every ACT-2 command to maintain backward compatibility.

TRR Mode - Target Row Refresh

A LPDDR4 SDRAM's row has a limited number of times a given row can be accessed within a refresh period ($t_{REFW} * 2$) prior to requiring adjacent rows to be refreshed. The Maximum Activate Count (MAC) is the maximum number of activates that a single row can sustain within a refresh period before the adjacent rows need to be refreshed. The row receiving the excessive activates is the Target Row (TR_n), the adjacent rows to be refreshed are the victim rows. When the MAC limit is reached on TR_n , either the LPDDR4 SDRAM receive all ($R * 2$) Refresh Commands before another row activate is issued, or the LPDDR4 SDRAM should be placed into Targeted Row Refresh (TRR) mode. The TRR Mode will re-fresh the rows adjacent to the TR_n that encountered tMAC limit. If LPDDR4 SDRAM supports Unlimited MAC value: MR24 [OP2:0=000] and MR24 [OP3=1], Target Row Refresh operation is not required. Even though LPDDR4 SDRAM allows to set MR24 [OP7=1]: TRR mode enable, in this case LPDDR4 SDRAM's behavior is vendor specific. For example, a certain LPDDR4 SDRAM may ignore MRW command for entering/exiting TRR mode or a certain SDRAM may support commands related TRR mode. See vendor device datasheets for details about TRR mode definition at supporting Unlimited MAC value case.

There could be a maximum of two target rows to a victim row in a bank. The cumulative value of the activates from the two target rows on a victim row in a bank should not exceed MAC value as well.

MR24 fields required to support the new TRR settings. Setting MR24 [OP7=1] enables TRR Mode and setting MR24 [OP7=0] disables TRR Mode. MR24 [OP6:OP4] defines which bank (BAn) the target row is located in (See MR24 table for details).

The TRR mode must be disabled during initialization as well as any other LPDDR4 SDRAM calibration modes. The TRR mode is entered from a DRAM Idle State, once TRR mode has been entered, no other Mode Register commands are allowed until TRR mode is completed, except setting MR24 [OP7=0] to interrupt and reissue the TRR mode is allowed.

When enabled; TRR Mode is self-clearing; the mode will be disabled automatically after the completion of defined TRR flow; after the 3rd BAn precharge has completed plus t_{MRD} . Optionally the TRR mode can also be exited via another MRS command at the completion of TRR by setting MR24 [OP7=0]; if the TRR is exited via another MRS command, the value written to MR24 [OP6:OP4] are don't cares.

TRR Mode Operation

1. The following steps must be performed when TRR mode is enabled. This mode requires all three ACT (ACT1, ACT2 and ACT3) and three corresponding PRE commands (PRE1, PRE2 and PRE3) to complete TRR mode. A Precharge All (PREA) commands issued while LPDDR4 SDRAM is in TRR mode will also perform precharge to BAn and counts towards a PREn command.
2. Prior to issuing the MRW command to enter TRR mode, the SDRAM should be in the idle state. A MRW command must be issued with MR24 [OP7=1] and MR24 [OP6:4] defining the bank in which the targeted row is located. All other MR24 bits should remain unchanged.
3. No activity is to occur in the DRAM until tMRD has been satisfied. Once tMRD has been satisfied, the only commands to BAn allowed are ACT and PRE until the TRR mode has been completed.
4. The first ACT to the BAn with the TRn address can now be applied, no other command is allowed at this point. All other banks must remain inactive from when the first BAn ACT command is issued until $[(1.5 * tRAS) + tRP]$ is satisfied.
5. After the first ACT to the BAn with the TRn address is issued, a PRE to BAn is to be issued $(1.5 * tRAS)$ later; and then followed tRP later by the second ACT to the BAn with the TRn address. Once the 2nd activate to the BAn is issued, nonBAn banks are allowed to have activity.
6. After the second ACT to the BAn with the TRn address is issued, a PRE to BAn is to be issued tRAS later and then followed tRP later by the third ACT to the BAn with the TRn address.
7. After the third ACT to the BAn with the TRn address is issued, a PRE to BAn would be issued tRAS later; and once the third PRE has been issued, nonBAn banks are not allowed to have activity until TRR mode is exited. The TRR mode is completed once tRP plus tMRD is satisfied.
8. TRR mode must be completed as specified to guarantee that adjacent rows are refreshed. Any-time the TRR mode is interrupted and not completed, the interrupted TRR Mode must be cleared and then subsequently performed again. To clear an interrupted TRR mode, an MR24 change is required with setting MR24 [OP7=0], MR24 [OP6:4] are don't care, followed by three PRE to BAn, tRP time in between each PRE command. The complete TRR sequence (Steps 2-7) must be then re-issued and completed to guarantee that the adjacent rows are refreshed.
9. Refresh command to the LPDDR4 SDRAM or entering Self-Refresh mode is not allowed while the DRAM is in TRR mode.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU



TRR Mode

Notes:

1. TRn is targeted row.
2. Bank BAn represents the bank in which the targeted row is located.
3. TRR mode self-clears after tMRD + tRP measured from 3rd BAn precharge PRE3 at clock edge Th4.
4. TRR mode or any other activity can be re-engaged after tRP + tMRD from 3rd BAn precharge PRE3.
PRE_ALL also counts if issued instead of PREn. TRR mode is cleared by DRAM after PRE3 to the BAn bank.
5. Activate commands to BAn during TRR mode do not provide refreshing support, i.e. the Refresh counter is unaffected.
6. The DRAM must restore the degraded row(s) caused by excessive activation of the targeted row (TRn) necessary to meet refresh requirements.
7. A new TRR mode must wait tMRD+tRP time after the third precharge.
8. BAn may not be used with any other command.
9. ACT and PRE are the only allowed commands to BAn during TRR Mode.
10. Refresh commands are not allowed during TRR mode.
11. All DRAM timings are to be met by DRAM during TRR mode such as tFAW. Issuing of ACT1, ACT2 and ACT3 counts towards tFAW budget.

Post Package Repair (PPR)

LPDDR4 supports Fail Row address repair as optional feature and it is readable through MR25 OP[7:0] PPR provides simple and easy repair method in the system and Fail Row address can be repaired by the electrical programming of Electrical-fuse scheme.

With PPR, LPDDR4 can correct 1Row per Bank.

Electrical-fuse cannot be switched back to un-fused states once it is programmed. The controller should prevent unintended the PPR mode entry and repair.

Fail Row Address Repair

The following is procedure of PPR.

1. Before entering 'PPR' mode, All banks must be Precharged
2. Enable PPR using MR4 bit "OP4=1" and wait tMRD
3. Issue ACT command with Fail Row address
4. Wait tPGM to allow DRAM repair target Row Address internally then issue PRE
5. Wait tPGM_Exit after PRE which allow DRAM to recognize repaired Row address RAN
6. Exit PPR with setting MR4 bit "OP4=0"
7. LPDDR4 will accept any valid command after tPGMPST
8. Repeat steps in 'Reset Initialization with Stable Power' section
9. In More than one fail address repair case, Repeat Step 2 to 8

Once PPR mode is exited, to confirm if target row is repaired correctly, host can verify by writing data into the target row and reading it back after PPR exit with MR4 [OP4=0] and tPGMPST.



NANYA

Preliminary, Subject to change


NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

The following Timing diagram shows PPR operation.



PPR Timing

Notes:

1. During tPGM, any other commands (including refresh) are not allowed on each die.
2. With one PPR command, only one row can be repaired at one time per die.
3. When PPR procedure is done, reset command is required before normal operation.
4. During PPR, memory contents is not refreshed and may be lost.
5. Assert Reset_n below 0.2 X VDD2. Reset_n needs to be maintained LOW for minimum tPW_RESET. CKE must be pulled LOW at least 10ns before deasserting Reset.
6. After RESET command, follow steps 4 to 10 in 'Voltage Ramp and Device Initialization' section.

PPR Timing Parameters

Parameter	Symbol	Min	Max	Unit
PPR Programming Time	tPGM	1000	-	ms
PPR Exit Time	tPGM_Exit	15	-	ns
New Address Setting time	tPGMPST	50	-	us
PPR Programming Clock	tCKPGM	1.25	-	ns



Absolute Maximum DC Ratings

Stresses greater than those listed may cause permanent damage to the device.

This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Parameter	Symbol	Min	Max	Unit	Notes
V _{DD1} supply voltage relative to V _{SS}	V _{DD1}	-0.4	2.1	V	1
V _{DD2} supply voltage relative to V _{SS}	V _{DD2}	-0.4	1.5	V	1
V _{DDQ} supply voltage relative to V _{SSQ}	V _{DDQ}	-0.4	1.5	V	1
Voltage on any ball except V _{DD1} relative to V _{SS}	V _{IN} , V _{OUT}	-0.4	1.5	V	
Storage Temperature	TSTG	-55	125	°C	2

Notes:

1. See "Power-Ramp" for relationships between power supplies.
2. Storage Temperature is the case surface temperature on the center/top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.

AC & DC Operating Conditions

Recommended DC Operating Conditions

DRAM	Symbol	Min	Typ	Max	Unit	Notes
Core 1 Power	VDD1	1.70	1.80	1.95	V	1,2
Core 2 Power/Input Buffer Power	VDD2	1.06	1.10	1.17	V	1,2,3
I/O Buffer Power	VDDQ	0.57	0.6	0.65	V	2,3,4,5

Notes:

- VDD1 uses significantly less current than VDD2.
- The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.
- The voltage noise tolerance from DC to 20MHz exceeding a pk-pk tolerance of 45mV at the DRAM ball is not included in the TdIVW.
- V_{DDQ(max)} may be extended to 0.67V as an option in case the operating clock frequency is equal or less than 800Mhz.
- Pull up, pull down and ZQ calibration tolerance spec is valid only in normal V_{DDQ} tolerance range (0.57 V - 0.65 V).

Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current	I _L	-4	4	uA	1,2

Notes:

- For CK, $\overline{\text{CK}}$, DQ, CKE, CS, CA, ODT_CA and $\overline{\text{RESET}}$. Any Input $0V \leq V_{IN} \leq V_{DD2}$ (All other pins not under test = 0V).
- CA ODT is disabled for CK, $\overline{\text{CK}}$, CS and CA.

Input/Output Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/Output Leakage current	I _{oz}	-5	5	uA	1,2

Notes:

- For DQ, DQS, DQS and DMI. Any I/O $0V \leq V_{OUT} \leq V_{DDQ}$.
- I/Os status are disabled: High Impedance and ODT off.

Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit
Standard	T _{OPER}	-30	85	C°
Elevated		85	105	

Notes:

1. Operating Temperature is the case surface temperature on the center-top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.
2. mSome applications require operation of LPDDR4 in the maximum temperature conditions in the Elevated Temperature Range between 85 °C and 105 °C case temperature. For LPDDR4 devices, derating may be necessary to operate in this range. See MR4.
3. Either the device case temperature rating or the temperature sensor (See “Temperature Sensor”) may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the T_{OPER} rating that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85 °C.

AC and DC Input/Output Measurement levels

1.1V High speed LVCMOS (HS_LLVC MOS)

Standard specifications

All voltages are referenced to ground except where noted.

DC electrical characteristics


LPDDR4 Input Level for CKE

This definition applies to CKE_A/B.

Parameter	Symbol	Min	Max	Unit	Notes
Input high level (AC)	V _{IH} (AC)	0.75*V _{DD2}	V _{DD2} +0.2	V	1
Input low level (AC)	V _{IL} (AC)	-0.2	0.25*V _{DD2}	V	1
Input high level (DC)	V _{IH} (DC)	0.65* V _{DD2}	V _{DD2} +0.2	V	
Input low level (DC)	V _{IL} (DC)	-0.2	0.35*V _{DD2}	V	

Notes:

1. Refer LPDDR4 AC Over/Undershoot section



Class-1 LPDDR4 Input AC timing definition for CKE

Notes:

1. AC level is guaranteed transition point.
2. DC level is hysteresis.


LPDDR4 Input Level for $\overline{\text{Reset}}$ and ODT_CA

This definition applies to $\overline{\text{Reset}}$ and ODT_CA

Parameter	Symbol	Min	Max	Unit	Notes
Input high level (AC)	V _{IH} (AC)	0.80*V _{DD2}	V _{DD2} +0.2	V	1
Input low level (AC)	V _{IL} (AC)	-0.2	0.20*V _{DD2}	V	1

Notes:

1. Refer LPDDR4 AC Over/Undershoot section




LPDDR4 Input AC timing definition for $\overline{\text{Reset}}$ and ODT_CA

AC Over/Undershoot

LPDDR4 AC Over/Undershoot

Parameter	Specification
Maximum peak Amplitude allowed for overshoot area	0.35V
Maximum peak Amplitude allowed for undershoot area	0.35V
Maximum overshoot area above V_{DD}/V_{DDQ}	0.8V-ns
Maximum undershoot area below V_{SS}/V_{SSQ}	0.8V-ns




AC Overshoot and Undershoot Definition for Address and Control Pins



Differential Input Voltage

Differential Input Voltage for CK



CK differential input voltage

CK differential input voltage									
Parameter	Symbol	Data Rate						Unit	Notes
		1600/1867 ^a		2133/2400/3200		3733			
		Min	Max	Min	Max	Min	Max		
CK differential input voltage	Vindiff_CK	420	-	380	-	360	-	mV	1

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

Notes:

- The peak voltage of Differential CK signals is calculated in a following equation.

$$Vindiff_CK = (\text{Max Peak Voltage}) - (\text{Min Peak Voltage})$$

$$\text{Max Peak Voltage} = \text{Max}(f(t))$$

$$\text{Min Peak Voltage} = \text{Min}(f(t))$$

$$f(t) = VCK - \overline{VCK}$$


**Peak voltage calculation method**

The peak voltage of Differential Clock signals are calculated in a following equation.

$$V_{IH.DIFF.PEAK} \text{ Voltage} = \text{Max}(f(t))$$

$$V_{IL.DIFF.PEAK} \text{ Voltage} = \text{Min}(f(t))$$

$$f(t) = V_{CK} - \overline{V_{CK}}$$




Definition of differential Clock Peak Voltage

Notes:

1. V_{REF CA} is LPDDR4 SDRAM internal setting value by V_{REF} Training.

**Single-Ended Input Voltage for Clock**

The minimum input voltage need to satisfy both Vinse_CK, Vinse_CK_High/Low specification at input receiver.

**Clock Single-Ended Input Voltage**

Notes:

1. V_{REFCA} is LPDDR4 SDRAM internal setting value by V_{REF} Training.


Clock Single-Ended input voltage

Parameter	Symbol	Data Rate						Unit	Notes
		1600/1867 ^a		2133/2400/3200		3733			
		Min	Max	Min	Max	Min	Max		
Clock Single-Ended input voltage	Vinse_CK	210	-	190	-	180	-	mV	
Clock Single-Ended input voltage High from VREFDQ	Vinse_CK_High	105	-	95	-	90	-	mV	
Clock Single-Ended input voltage Low from VREFDQ	Vinse_CK_Low	105	-	95	-	90	-	mV	

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

**Differential Input Slew Rate Definition for Clock**

Input slew rate for differential signals (CK, $\overline{\text{CK}}$) are defined and measured as shown in the following figure and table.

**Differential Input Slew Rate Definition for CK, $\overline{\text{CK}}$**

Notes:

1. Differential signal rising edge from $\text{VIL}_{\text{diff_CK}}$ to $\text{VIH}_{\text{diff_CK}}$ must be monotonic slope.
2. Differential signal falling edge from $\text{VIH}_{\text{diff_CK}}$ to $\text{VIL}_{\text{diff_CK}}$ must be monotonic slope.

Differential Input Slew Rate Definition for CK, $\overline{\text{CK}}$

Description	Measured		Defined by
	From	To	
Differential input slew rate for rising edge(CK - $\overline{\text{CK}}$)	$\text{VIL}_{\text{diff_CK}}$	$\text{VIH}_{\text{diff_CK}}$	$ \text{VIL}_{\text{diff_CK}} - \text{VIH}_{\text{diff_CK}} / \Delta \text{TR}_{\text{diff}}$
Differential input slew rate for falling edge(CK - $\overline{\text{CK}}$)	$\text{VIH}_{\text{diff_CK}}$	$\text{VIL}_{\text{diff_CK}}$	$ \text{VIL}_{\text{diff_CK}} - \text{VIH}_{\text{diff_CK}} / \Delta \text{TF}_{\text{diff}}$

Differential Input Level for CK, $\overline{\text{CK}}$

Parameter	Symbol	Data Rate						Unit	Notes
		1600/1867 ^a		2133/2400/3200		3733			
		Min	Max	Min	Max	Min	Max		
Differential Input High	VIHdiff_CK	175	-	155	-	145	-	mV	
Differential Input Low	VILdiff_CK	-	-175	-	-155	-	-145	mV	

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

Differential Input Slew Rate for CK, $\overline{\text{CK}}$


Parameter	Symbol	Data Rate						Unit	Notes
		1600/1867 ^a		2133/2400/320		3733			
		Min	Max	Min	Max	Min	Max		
Differential Input Slew Rate for Clock	SRIdiff_CK	2	14	2	14	2	14	V/ns	

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.



Differential Input Cross Point Voltage

The cross point voltage of differential input signals (CK, $\overline{\text{CK}}$) must meet the requirements in the following table. The differential input cross point voltage V_{IX} is measured from the actual cross point of true and complement signals to the mid level that is V_{REFCA} .



Vix Definition (Clock)

Notes:

1. The base level of $V_{IX_CK_FR/RF}$ is V_{REFCA} that is LPDDR4 SDRAM internal setting value by V_{REF} Training.

Corss point voltage for differential input signals (Clock)

Cross point voltage for differential input signals (Clock)									
Parameter	Symbol	Data Rate						Unit	Notes
		1600/1867 ^a		2133/2400/3200		3733			
		Min	Max	Min	Max	Min	Max		
Clock Differential input cross point voltage ratio	Vix_CK_ratio	-	25	-	25	-	25	%	1,2
a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.									


Notes:

1. $V_{IX_CK_Ratio}$ is defined by this equation: $V_{IX_CK_Ratio} = V_{IX_CK_FR} / |\text{Min}(f(t))|$
2. $V_{IX_CK_Ratio}$ is defined by this equation: $V_{IX_CK_Ratio} = V_{IX_CK_RF} / \text{Max}(f(t))$



Differential Input Voltage for DQS

The minimum input voltage need to satisfy both Vindiff_DQS and Vindiff_DQS /2 specification at input receiver and their measurement period is 1UI(tCK/2). Vindiff_DQS is the peak to peak voltage centered on 0 volts differential and Vindiff_DQS /2 is max and min peak voltage from 0V.



DQS differential input voltage

Parameter	Symbol	Data Rate						Unit	Notes
		1600/1867 ^a		2133/2400/3200		3733			
		Min	Max	Min	Max	Min	Max		
DQS differential input voltage	Vindiff_DQS	360	-	360	-	340	-	mV	1
a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.									

Notes:

1. The peak voltage of Differential DQS signals is calculated in a following equation.

$$\text{Vindiff_DQS} = (\text{Max Peak Voltage}) - (\text{Min Peak Voltage})$$

$$\text{Max Peak Voltage} = \text{Max}(f(t))$$

$$\text{Min Peak Voltage} = \text{Min}(f(t))$$

$$f(t) = \text{VDQS} - \overline{\text{VDQS}}$$


**Peak voltage calculation method**

The peak voltage of Differential Clock signals are calculated in a following equation.

$$V_{IH.DIFF.Peak Voltage} = \text{Max}(f(t))$$

$$V_{IL.DIFF.Peak Voltage} = \text{Min}(f(t))$$

$$f(t) = VDQS - \overline{VDQS}$$



Definition of differential DQS Peak Voltage


Notes:

1. VrefDQ is LPDDR4 SDRAM internal setting value by Vref Training.



Single-Ended Input Voltage for DQS

The minimum input voltage need to satisfy both V_{inse_DQS} , $V_{inse_DQS_High/Low}$ specification at input receiver.



DQS Single-Ended Input Voltage

Notes:

1. V_{refDQ} is LPDDR4 SDRAM internal setting value by Vref Training.


DQS Single-Ended Input voltage

Parameter	Symbol	Data Rate						Unit	Notes
		1600/1867 ^a		2133/2400/3200		3733			
		Min	Max	Min	Max	Min	Max		
DQS Single-Ended input voltage	Vinse_DQS	180	-	180	-	170	-	mV	
DQS Single-Ended input voltage High from VREFDQ	Vinse_DQS_High	90	-	90	-	85	-	mV	
DQS Single-Ended input voltage Low from VREFDQ	Vinse_DQS_Low	90	-	90	-	85	-	mV	

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

Differential Input Slew Rate Definition for DQS

Input slew rate for differential signals (DQS, $\overline{\text{DQS}}$) are defined and measured as shown in the following figure and table.



Differential Input Slew Rate Definition for DQS, $\overline{\text{DQS}}$

Notes:

1. Differential signal rising edge from VILdiff_DQS to VIHdiff_DQS must be monotonic slope.
2. Differential signal falling edge from VIHdiff_DQS to VILdiff_DQS must be monotonic slope.

Differential Input Slew Rate Definition for DQS, $\overline{\text{DQS}}$

Description	Measured		Defined by
	From	To	
Differential input slew rate for rising edge(DQS - $\overline{\text{DQS}}$)	VILdiff_DQS	VIHdiff_DQS	$ VILdiff_DQS - VIHdiff_DQS / \Delta TRdiff$
Differential input slew rate for falling edge(DQS - $\overline{\text{DQS}}$)	VIHdiff_DQS	VILdiff_DQS	$ VILdiff_DQS - VIHdiff_DQS / \Delta TFdiff$

Differential Input Level for DQS, $\overline{\text{DQS}}$

Parameter	Symbol	Data Rate						Unit	Notes
		1600/1866 ^a		2133/2400/3200		3733			
		Min	Max	Min	Max	Min	Max		
Differential Input High	VIHdiff_DQS	140	-	140	-	120	-	mV	
Differential Input Low	VILdiff_DQS	-	-140	-	-140	-	-120	mV	

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

Differential Input Slew Rate for DQS, $\overline{\text{DQS}}$


Parameter	Symbol	Data Rate						Unit	Notes
		1600/1866 ^a		2133/2400/3200		3733			
		Min	Max	Min	Max	Min	Max		
Differential Input Slew Rate for Clock	SRIdiff	2	14	2	14	2	14	V/ns	

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

Differential Input Cross Point Voltage



The cross point voltage of differential input signals (DQS, $\overline{\text{DQS}}$) must meet the requirements in following table. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level that is VREFDQ.



Notes:

1. The base level of Vix_DQS_FR/RF is VrefDQ that is LPDDR4 SDRAM internal setting value by Vref Training.

Differential Input Slew Rate for DQS, $\overline{\text{DQS}}$

Differential Input Slew Rate for DQS, DQS									
Parameter	Symbol	Data Rate						Unit	Notes
		1600/1866 ^a		2133/2400/3200		3733			
		Min	Max	Min	Max	Min	Max		
DQS Differential input cross point voltage ratio	Vix_DQS_ratio	-	20	-	20	-	20	%	1,2

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.


Notes:

1. Vix_DQS_Ratio is defined by this equation: $\text{Vix_DQS_Ratio} = \text{Vix_DQS_FR} / |\text{Min}(f(t))|$
2. Vix_DQS_Ratio is defined by this equation: $\text{Vix_DQS_Ratio} = \text{Vix_DQS_RF} / \text{Max}(f(t))$

LPDDR4 Input Level for ODT(ca) input

Symbol		Min	Max	Unit	Notes
VIHODT	ODT Input High Level	$0.75 \cdot V_{DD2}$	$V_{DD2} + 0.2$	V	
VILODT	ODT Input Low Level	-0.2	$0.25 \cdot V_{DD2}$	V	

Single Ended Output Slew Rate



Single Ended Output Slew Rate Definition

Output Slew Rate (single-ended) for 0.6V V_{DDQ}

Parameter	Symbol	Value		Unit
		Min ¹	Max ²	
Single-ended Output Slew Rate (VOH = V _{DDQ} *0.5)	SRQse	3.0	9	V/ns
Output slew-rate matching Ratio (Rise to Fall)	-	0.8	1.2	-

Description:

SR- Slew Rate


Q- Query Output (like in DQ, which stands for Data-in, Query-Output)

Se- Single-ended Signals

Notes:

1. Measured with output reference load.
2. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
3. The output slew rate for falling and rising edges is defined and measured between VOL(AC)=0.2*VOH(DC) and VOH(AC)= 0.8*VOH(DC).
4. Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

Differential Output Slew Rate



Differential Output Slew Rate Definition

Differential Output Slew Rate for 0.6V V_{DDQ}

Parameter	Symbol	Value		Unit
		Min ¹	Max ²	
Differential Output Slew Rate (VOH = V _{DDQ} *0.5)	SRQdiff	6	18	V/ns

Description:

SR- Slew Rate

Q- Query Output (like in DQ, which stands for Data-in, Query-Output)

Se- Single-ended Signals

Notes:

1. Measured with output reference load.
2. The output slew rate for falling and rising edges is defined and measured between VOL(AC)=0.2*VOH(DC) and VOH(AC)= 0.8*VOH(DC).
3. Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.


Overshoot and Undershoot for LVSTL

AC Overshoot/Undershoot Specification

Parameter		Data Rate				Unit
		1600	1866	3200	3733	
Maximum peak amplitude allowed for overshoot area.	Max	0.3	0.3	0.3	0.3	V
Maximum peak amplitude allowed for undershoot area.	Max	0.3	0.3	0.3	0.3	V
Maximum area above VDD.	Max	0.1	0.1	0.1	0.1	V-ns
Maximum area below VSS.	Max	0.1	0.1	0.1	0.1	V-ns

Notes:


1. V_{DD2} stands for V_{DD} for CA[5:0], $\overline{CK}$, $\overline{CS}$, CKE and ODT. V_{DD} stands for V_{DDQ} for DQ, DMI, DQS and $\overline{DQS}$.
2. V_{SS} stands for V_{SS} for CA[5:0], $\overline{CK}$, $\overline{CS}$, CKE and ODT. V_{SS} stands for V_{SSQ} for DQ, DMI, DQS and $\overline{DQS}$.
3. Maximum peak amplitude values are referenced from actual V_{DD} and V_{SS} values.
4. Maximum area values are referenced from maximum operating V_{DD} and V_{SS} values.



Overshoot and Undershoot Definition

LPDDR4 Driver Output Timing Reference load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.



Driver Output Reference Load for Timing and Slew Rate

Notes:


1. All output timing parameter values are reported with respect to this reference load.

This reference load is also used to report slew rate.



LVSTL (Low Voltage Swing Terminated Logic) IO System

LVSTL I/O cell is comprised of pull-up, pull-down driver and a terminator. The basic cell is shown in figure below.






To ensure that the target impedance is achieved the LVSTL I/O cell is designed to be calibrated as below procedure.

1. First calibrate the pull-down device against a 240 Ohm resistor to V_{DDQ} via the ZQ pin.


- Set Strength Control to minimum setting.
- Increase drive strength until comparator detects data bit is less than $V_{DDQ}/2$.
- NMOS pull-down device is calibrated to 240 Ohms.



pull-down calibration

2. Then calibrate the pull-up device against the calibrated pull-down device.

- Set VOH target and NMOS controller ODT replica via MRS (VOH can be automatically controlled by ODT MRS).
- Set Strength Control to minimum setting.
- Increase drive strength until comparator detects data bit is greater than VOH target.
- NMOS pull-up device is now calibrated to VOH target.



pull-up calibration



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Input / Output Capacitance

Symbol	Parameter	Min	Max	Unit
C_{CK}	Input capacitance : CK, $\overline{CK}$	0.5	0.9	pF
C_{DCK}	Input capacitance delta : CK, $\overline{CK}$	0.0	0.09	pF
C_I	Input capacitance: all other input-only pins	0.5	0.9	pF
C_{DI}	Input capacitance delta: all other input-only pins	-0.1	0.1	pF
C_{IO}	Input/output capacitance : DQ, DQS, $\overline{DQS}$, DMI	0.7	1.3	pF
C_{DDQS}	Input/output capacitance delta : DQS, $\overline{DQS}$	0.0	0.1	pF
C_{DIO}	Input/output capacitance delta : DQ, DMI	-0.1	0.1	pF
C_{ZQ}	Input/output capacitance : ZQ	0.0	5.0	pF

Notes:

1. This parameter applies to die devices only (does not include package capacitance).
2. This parameter is not subject to production testing. It is verified. The capacitance is measured according to JEP147 (procedure for measuring input capacitance using a vector network analyzer), with VDD1, VDD2, VDDQ, VSS, VSSQ applied and all other pins floating.
3. Absolute value of $C_{CK} - \overline{CCK}$.
4. C_I applies to $\overline{CS}$, CKE, and CA[5:0].
5. $C_{DI} = C_I - 0.5 \times (C_{CK} + \overline{CCK})$
6. DMI loading matches DQ and DQS.
7. Absolute value of C_{DQS} and $\overline{CDQS}$.
8. $C_{DIO} = C_{IO} - 0.5 \times (C_{DQS} + \overline{CDQS})$ in byte-lane.

IDD Specification Parameters and Test Conditions

IDD Measurement Conditions

The following definitions and conditions are used in the IDD measurement tables unless stated otherwise:

- LOW: $V_{IN} \leq V_{IL(DC)max}$
- HIGH: $V_{IN} \geq V_{IH(DC)min}$
- STABLE: Inputs are stable at a HIGH or LOW level
- SWITCHING: See Tables bellow

Definition of Switching for CA Input Signal

CK edge	R1	R2	R3	R4	R5	R6	R7	R8
CKE	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH
CS	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW
CA0	H	L	L	L	L	H	H	H
CA1	H	H	H	L	L	L	L	H
CA2	H	L	L	L	L	H	H	H
CA3	H	H	H	L	L	L	L	H
CA4	H	L	L	L	L	H	H	H
CA5	H	H	H	L	L	L	L	H

Notes:

1. CS must always be driven HIGH.
2. 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
3. The above pattern is used continuously during IDD measurement for IDD values that require switching on the CA bus.



IDD Measurement Conditions (Continued)

CA pattern for IDD4R for BL=16

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Read-1	L	H	L	L	L	L
N+1	HIGH	LOW		L	H	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	H	L	L	H	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	Read-1	L	H	L	L	L	L
N+9	HIGH	LOW		L	H	L	L	H	L
N+10	HIGH	HIGH	CAS-2	L	H	L	L	H	H
N+11	HIGH	LOW		H	H	H	H	H	H
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L

Notes:

1. BA[2:0]=010, CA[9:4]=000000 or 111111, Burst Order CA[3:2]=00 OR 11(Same as LRDDR3 IDD4R Spec)
2. Difference from LPDDR3 Spec : CA pins are kept low with DES CMD to reduce ODT current.



NANYA

Preliminary, Subject to change**NTC Proprietary****Level: Property****LPDDR4X 16Gb(QDP) SDRAM****16Gb: NT6AP256F64AU****CA pattern for IDD4W for BL=16**

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Write-1	L	L	H	L	L	L
N+1	HIGH	LOW		L	H	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	H	L	L	H	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	Write-1	L	L	H	L	L	L
N+9	HIGH	LOW		L	H	L	L	H	L
N+10	HIGH	HIGH	CAS-2	L	H	L	L	H	H
N+11	HIGH	LOW		L	L	H	H	H	H
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L

Notes:

- BA[2:0]=010, CA[9:4]=000000 or 111111 (Same as LRDDR3 IDD4W Spec)
- Difference from LPDDR3 Spec :
 - No burst ordering
 - CA pins are kept low with DES CMD to reduce ODT current.



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Data pattern for IDD4W (DBI off) for BL=16

DBI OFF Case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	16	16		
Notes:										
1. Simplified pattern compared with last showing.										
Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.										



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Data pattern for IDD4R (DBI off) for BL=16

DBI OFF Case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	1	1	0	8
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	1	1	1	1	1	1	0	0	0	6
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	1	1	0	8
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	1	1	1	1	1	1	0	0	0	6
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	16	16	16	16	16	16	16	16		
Notes:										
1. Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.										



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Data pattern for IDD4W (DBI on) for BL=16

DBI ON Case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	8	8	8	8	8	8	16	16	8	
DBI enabled burst										



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Data pattern for IDD4R (DBI on) for BL=16

DBI ON Case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	0	0	1	1
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	1	1	1	3
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	0	0	1	1
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	0	0	0	0	0	0	1	1	1	3
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	8	8	8	8	8	16	16	8		



NANYA

Preliminary, Subject to change**NTC Proprietary****Level: Property****LPDDR4X 16Gb(QDP) SDRAM****16Gb: NT6AP256F64AU****IDD Measurement Conditions (Continued)****CA pattern for IDD4R for BL=32**

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Read-1	L	H	L	L	L	L
N+1	HIGH	LOW		L	H	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	H	L	L	H	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	LOW	DES	L	L	L	L	L	L
N+9	HIGH	LOW	DES	L	L	L	L	L	L
N+10	HIGH	LOW	DES	L	L	L	L	L	L
N+11	HIGH	LOW	DES	L	L	L	L	L	L
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L
N+16	HIGH	HIGH	Read-1	L	H	L	L	L	L
N+17	HIGH	LOW		L	H	L	L	H	L
N+18	HIGH	HIGH	CAS-2	L	H	L	L	H	H
N+19	HIGH	LOW		H	H	L	H	H	H
N+20	HIGH	LOW	DES	L	L	L	L	L	L
N+21	HIGH	LOW	DES	L	L	L	L	L	L
N+22	HIGH	LOW	DES	L	L	L	L	L	L
N+23	HIGH	LOW	DES	L	L	L	L	L	L
N+24	HIGH	LOW	DES	L	L	L	L	L	L
N+25	HIGH	LOW	DES	L	L	L	L	L	L
N+26	HIGH	LOW	DES	L	L	L	L	L	L
N+27	HIGH	LOW	DES	L	L	L	L	L	L
N+28	HIGH	LOW	DES	L	L	L	L	L	L
N+29	HIGH	LOW	DES	L	L	L	L	L	L
N+30	HIGH	LOW	DES	L	L	L	L	L	L
N+31	HIGH	LOW	DES	L	L	L	L	L	L
Notes:									
1. BA[2:0]=010, CA[9:4]=000000 or 111111, Burst Order CA[4:2]=000 OR 111									



NANYA

Preliminary, Subject to change**NTC Proprietary****Level: Property****LPDDR4X 16Gb(QDP) SDRAM****16Gb: NT6AP256F64AU****CA pattern for IDD4W for BL=32**

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Write-1	L	L	H	L	L	L
N+1	HIGH	LOW		L	H	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	H	L	L	H	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	LOW	DES	L	L	L	L	L	L
N+9	HIGH	LOW	DES	L	L	L	L	L	L
N+10	HIGH	LOW	DES	L	L	L	L	L	L
N+11	HIGH	LOW	DES	L	L	L	L	L	L
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L
N+16	HIGH	HIGH	Write-1	L	L	H	L	L	L
N+17	HIGH	LOW		L	H	L	L	H	L
N+18	HIGH	HIGH	CAS-2	L	H	L	L	H	H
N+19	HIGH	LOW		L	L	L	H	H	H
N+20	HIGH	LOW	DES	L	L	L	L	L	L
N+21	HIGH	LOW	DES	L	L	L	L	L	L
N+22	HIGH	LOW	DES	L	L	L	L	L	L
N+23	HIGH	LOW	DES	L	L	L	L	L	L
N+24	HIGH	LOW	DES	L	L	L	L	L	L
N+25	HIGH	LOW	DES	L	L	L	L	L	L
N+26	HIGH	LOW	DES	L	L	L	L	L	L
N+27	HIGH	LOW	DES	L	L	L	L	L	L
N+28	HIGH	LOW	DES	L	L	L	L	L	L
N+29	HIGH	LOW	DES	L	L	L	L	L	L
N+30	HIGH	LOW	DES	L	L	L	L	L	L
N+31	HIGH	LOW	DES	L	L	L	L	L	L

Notes:

1. BA[2:0]=010, CA[9:4]=000000 or 111111



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Data pattern for IDD4W (DBI off) for BL=32

DBI OFF Case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Data pattern for IDD4W (DBI off) for BL=32 (Cont'd)

DBI OFF Case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL32	1	1	1	1	1	1	1	1	0	8
BL33	1	1	1	1	0	0	0	0	0	4
BL34	0	0	0	0	0	0	0	0	0	0
BL35	0	0	0	0	1	1	1	1	0	4
BL36	0	0	0	0	0	0	1	1	0	2
BL37	0	0	0	0	1	1	1	1	0	4
BL38	1	1	1	1	1	1	0	0	0	6
BL39	1	1	1	1	0	0	0	0	0	4
BL40	1	1	1	1	1	1	1	1	0	8
BL41	1	1	1	1	0	0	0	0	0	4
BL42	0	0	0	0	0	0	0	0	0	0
BL43	0	0	0	0	1	1	1	1	0	4
BL44	0	0	0	0	0	0	1	1	0	2
BL45	0	0	0	0	1	1	1	1	0	4
BL46	1	1	1	1	1	1	0	0	0	6
BL47	1	1	1	1	0	0	0	0	0	4
BL48	1	1	1	1	1	1	0	0	0	6
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	1	1	0	2
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	0	0	0	0
BL53	0	0	0	0	1	1	1	1	0	4
BL54	1	1	1	1	1	1	1	1	0	8
BL55	1	1	1	1	0	0	0	0	0	4
BL56	0	0	0	0	0	0	1	1	0	2
BL57	0	0	0	0	1	1	1	1	0	4
BL58	1	1	1	1	1	1	0	0	0	6
BL59	1	1	1	1	0	0	0	0	0	4
BL60	1	1	1	1	1	1	1	1	0	8
BL61	1	1	1	1	0	0	0	0	0	4
BL62	0	0	0	0	0	0	0	0	0	0
BL63	0	0	0	0	1	1	1	1	0	4
No. of 1's	32	32	32	32	32	32	32	32		
Notes:										
1. Simplified pattern compared with last showing.										
Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.										



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Data pattern for IDD4R (DBI off) for BL=32

DBI OFF Case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	1	1	0	8
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	1	1	1	1	1	1	0	0	0	6
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	1	1	0	8
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	1	1	1	1	1	1	0	0	0	6
BL31	1	1	1	1	0	0	0	0	0	4



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Data pattern for IDD4R (DBI off) for BL=32 (Cont'd)

DBI OFF Case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL32	1	1	1	1	1	1	1	1	0	8
BL33	1	1	1	1	0	0	0	0	0	4
BL34	0	0	0	0	0	0	0	0	0	0
BL35	0	0	0	0	1	1	1	1	0	4
BL36	0	0	0	0	0	0	1	1	0	2
BL37	0	0	0	0	1	1	1	1	0	4
BL38	1	1	1	1	1	1	0	0	0	6
BL39	1	1	1	1	0	0	0	0	0	4
BL40	1	1	1	1	1	1	1	1	0	8
BL41	1	1	1	1	0	0	0	0	0	4
BL42	0	0	0	0	0	0	0	0	0	0
BL43	0	0	0	0	1	1	1	1	0	4
BL44	0	0	0	0	0	0	1	1	0	2
BL45	0	0	0	0	1	1	1	1	0	4
BL46	1	1	1	1	1	1	0	0	0	6
BL47	1	1	1	1	0	0	0	0	0	4
BL48	1	1	1	1	1	1	1	1	0	8
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	0	0	0	0
BL51	0	0	0	0	1	1	1	1	0	4
BL52	1	1	1	1	1	1	0	0	0	6
BL53	1	1	1	1	0	0	0	0	0	4
BL54	0	0	0	0	0	0	1	1	0	2
BL55	0	0	0	0	1	1	1	1	0	4
BL56	0	0	0	0	0	0	0	0	0	0
BL57	0	0	0	0	1	1	1	1	0	4
BL58	1	1	1	1	1	1	1	1	0	8
BL59	1	1	1	1	0	0	0	0	0	4
BL60	0	0	0	0	0	0	1	1	0	2
BL61	0	0	0	0	1	1	1	1	0	4
BL62	1	1	1	1	1	1	0	0	0	6
BL63	1	1	1	1	0	0	0	0	0	4
No. of 1's	32	32	32	32	32	32	32	32		
Notes:										
1. Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.										



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Data pattern for IDD4W (DBI on) for BL=32

DBI ON Case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Data pattern for IDD4W (DBI on) for BL=32 (Cont'd)

DBI ON Case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL32	0	0	0	0	0	0	0	0	1	1
BL33	1	1	1	1	0	0	0	0	0	4
BL34	0	0	0	0	0	0	0	0	0	0
BL35	0	0	0	0	1	1	1	1	0	4
BL36	0	0	0	0	0	0	1	1	0	2
BL37	0	0	0	0	1	1	1	1	0	4
BL38	0	0	0	0	0	0	1	1	1	3
BL39	1	1	1	1	0	0	0	0	0	4
BL40	0	0	0	0	0	0	0	0	1	1
BL41	1	1	1	1	0	0	0	0	0	4
BL42	0	0	0	0	0	0	0	0	0	0
BL43	0	0	0	0	1	1	1	1	0	4
BL44	0	0	0	0	0	0	1	1	0	2
BL45	0	0	0	0	1	1	1	1	0	4
BL46	0	0	0	0	0	0	1	1	1	3
BL47	1	1	1	1	0	0	0	0	0	4
BL48	0	0	0	0	0	0	1	1	1	3
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	1	1	0	2
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	0	0	0	0
BL53	0	0	0	0	1	1	1	1	0	4
BL54	0	0	0	0	0	0	0	0	1	1
BL55	1	1	1	1	0	0	0	0	0	4
BL56	0	0	0	0	0	0	1	1	0	2
BL57	0	0	0	0	1	1	1	1	0	4
BL58	0	0	0	0	0	0	1	1	1	3
BL59	1	1	1	1	0	0	0	0	0	4
BL60	0	0	0	0	0	0	0	0	1	1
BL61	1	1	1	1	0	0	0	0	0	4
BL62	0	0	0	0	0	0	0	0	0	0
BL63	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	32	32	16	
DBI enabled burst										



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Data pattern for IDD4R (DBI on) for BL=32

DBI ON Case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	0	0	1	1
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	1	1	1	3
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	0	0	1	1
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	0	0	0	0	0	0	1	1	1	3
BL31	1	1	1	1	0	0	0	0	0	4



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Data pattern for IDD4R (DBI on) for BL=32 (Cont'd)

DBI ON Case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL32	0	0	0	0	0	0	0	0	1	1
BL33	1	1	1	1	0	0	0	0	0	4
BL34	0	0	0	0	0	0	0	0	0	0
BL35	0	0	0	0	1	1	1	1	0	4
BL36	0	0	0	0	0	0	1	1	0	2
BL37	0	0	0	0	1	1	1	1	0	4
BL38	0	0	0	0	0	0	1	1	1	3
BL39	1	1	1	1	0	0	0	0	0	4
BL40	0	0	0	0	0	0	0	0	1	1
BL41	1	1	1	1	0	0	0	0	0	4
BL42	0	0	0	0	0	0	0	0	0	0
BL43	0	0	0	0	1	1	1	1	0	4
BL44	0	0	0	0	0	0	1	1	0	2
BL45	0	0	0	0	1	1	1	1	0	4
BL46	0	0	0	0	0	0	1	1	1	3
BL47	1	1	1	1	0	0	0	0	0	4
BL48	0	0	0	0	0	0	0	0	1	1
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	0	0	0	0
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	1	1	1	3
BL53	1	1	1	1	0	0	0	0	0	4
BL54	0	0	0	0	0	0	1	1	0	2
BL55	0	0	0	0	1	1	1	1	0	4
BL56	0	0	0	0	0	0	0	0	0	0
BL57	0	0	0	0	1	1	1	1	0	4
BL58	0	0	0	0	0	0	0	0	1	1
BL59	1	1	1	1	0	0	0	0	0	4
BL60	0	0	0	0	0	0	1	1	0	2
BL61	0	0	0	0	1	1	1	1	0	4
BL62	0	0	0	0	0	0	1	1	1	3
BL63	1	1	1	1	0	0	0	0	0	4
No. of 1's	16	16	16	16	16	16	32	32	16	

IDD Specifications

IDD values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of IDD6ET which is for the entire elevated temperature range.

LPDDR4 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current: tCK = tCKmin; tRC = tRCmin; CKE is HIGH; CS is HIGH between valid commands; CA bus inputs are SWITCHING; Data bus inputs are STABLE; ODT disabled	IDD0 ₁	VDD ₁	
	IDD0 ₂	VDD ₂	
	IDD0 _Q	VDD _Q	3
Idle power-down standby current: tCK = tCKmin; CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE; ODT disabled	IDD2P ₁	VDD ₁	
	IDD2P ₂	VDD ₂	
	IDD2P _Q	VDD _Q	3
Idle power-down standby current with clock stop: CK =LOW, $\overline{CK}$ =HIGH; CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are STABLE; Data bus inputs are STABLE; ODT disabled	IDD2PS ₁	VDD ₁	
	IDD2PS ₂	VDD ₂	
	IDD2PS _Q	VDD _Q	3
Idle non power-down standby current: tCK = tCKmin; CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE; ODT disabled	IDD2N ₁	VDD ₁	
	IDD2N ₂	VDD ₂	
	IDD2N _Q	VDD _Q	3
Idle non power-down standby current with clock stoped: CK =LOW, $\overline{CK}$ =HIGH; CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are STABLE; Data bus inputs are STABLE; ODT disabled	IDD2NS ₁	VDD ₁	
	IDD2NS ₂	VDD ₂	
	IDD2NS _Q	VDD _Q	3



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Parameter/Condition	Symbol	Power Supply	Notes
Active power-down standby current: tCK = tCKmin; CKE is LOW; CS is LOW; One bank is active; CA bus inputs are SWITCHING; Data bus inputs are STABLE; ODT disabled	IDD3P ₁	VDD ₁	
	IDD3P ₂	VDD ₂	
	IDD3P _Q	VDD _Q	3
Active power-down standby current with clock stop: CK=LOW, $\overline{CK}$ =HIGH; CKE is LOW; CS is LOW; One bank is active; CA bus inputs are STABLE; Data bus inputs are STABLE; ODT disabled	IDD3PS ₁	VDD ₁	
	IDD3PS ₂	VDD ₂	
	IDD3PS _Q	VDD _Q	4
Active non power-down standby current: tCK = tCKmin; CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are SWITCHING; Data bus inputs are STABLE; ODT disabled	IDD3N ₁	VDD ₁	
	IDD3N ₂	VDD ₂	
	IDD3N _Q	VDD _Q	4
Active non power-down standby current with clock stoped: CK=LOW, $\overline{CK}$ =HIGH; CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are STABLE; Data bus inputs are STABLE; ODT disabled	IDD3NS ₁	VDD ₁	
	IDD3NS ₂	VDD ₂	
	IDD3NS _Q	VDD _Q	4
Operating burst read current: tCK = tCKmin; CS is LOW between valid commands; One bank is active; BL = 16 or 32; RL = RL(min); CA bus inputs are SWITCHING; 50% data change each burst transfer ODT disabled	IDD4R ₁	VDD ₁	
	IDD4R ₂	VDD ₂	
	IDD4R _Q	VDD _Q	5

Parameter/Condition	Symbol	Power Supply	Notes
Operating burst write current: $t_{CK} = t_{CKmin}$; CS is LOW between valid commands; One bank is active; $BL = 16$ or 32 ; $WL = WL(min)$; CA bus inputs are SWITCHING; 50% data change each burst transfer; ODT disabled	IDD4W ₁	VDD ₁	
	IDD4W ₂	VDD ₂	
	IDD4W _Q	VDD _Q	4
All Bank Refresh Burst current: $t_{CK} = t_{CKmin}$; CKE is HIGH between valid commands; $t_{RC} = t_{RFCabmin}$; Burst refresh; CA bus inputs are SWITCHING; Data bus inputs are STABLE; ODT disabled	IDD5 ₁	VDD ₁	
	IDD5 ₂	VDD ₂	
	IDD5 _Q	VDD _Q	4
All Bank Refresh Average current: $t_{CK} = t_{CKmin}$; CKE is HIGH between valid commands; $t_{RC} = t_{REFI}$; CA bus inputs are SWITCHING; Data bus inputs are STABLE; ODT disabled	IDD5AB ₁	VDD ₁	
	IDD5AB ₂	VDD ₂	
	IDD5AB _Q	VDD _Q	4
Per Bank Refresh Average current: $t_{CK} = t_{CKmin}$; CKE is HIGH between valid commands; $t_{RC} = t_{REFI}/8$; CA bus inputs are SWITCHING; Data bus inputs are STABLE; ODT disabled	IDD5PB ₁	VDD ₁	
	IDD5PB ₂	VDD ₂	
	IDD5PB _Q	VDD _Q	4

IDD Specifications (Continued)

Parameter/Condition	Symbol	Power Supply	Notes
Self refresh current (Standard Temperature Range): CK=LOW, $\overline{CK}$=HIGH; CKE is LOW; CA bus inputs are STABLE; Data bus inputs are STABLE; Maximum 1x Self-Refresh Rate; ODT disabled	IDD6 ₁	VDD ₁	6,7,8,10
	IDD6 ₂	VDD ₂	6,7,8,10
	IDD6 _Q	VDD _Q	4,6,7,8,10
Self refresh current (Extended Temperature Range): CK=LOW, $\overline{CK}$=HIGH; CKE is LOW; CA bus inputs are STABLE; Data bus inputs are STABLE; Maximum 1x Self-Refresh Rate; ODT disabled	IDD6 _{ET1}	VDD ₁	7,8,11
	IDD6 _{ET2}	VDD ₂	7,8,11
	IDD6 _{ETQ}	VDD _Q	4,7,8,11

Notes:

- Published IDD values are the maximum of the distribution of the arithmetic mean and are measured at 85°C.
- ODT disabled: MR11[2:0] = 000B.
- IDD current specifications are tested after the device is properly initialized.
- Measured currents are the summation of VDDQ and VDD2.
- Guaranteed by design with output load of 5pf and RON = 40Ohm.
- The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the extended temperature range.
- This is the general definition that applies to full-array SELF REFRESH.
- Supplier datasheets may contain additional Self Refresh IDD values for temperature subranges within the Standard or elevated Temperature Range.
- For all IDD measurements, VIHCKE = $0.8 \times VDD2$, VILCKE = $0.2 \times VDD2$
- IDD6 85°C is guaranteed, IDD6 45°C is typical of the distribution of the arithmetic mean.
- IDD6_{ET} is typical value, is sampled only, and is not tested
- Dual Channel devices are specified in dual channel operation (both channels operating together).
- IDD will be derated when above 85°C.

Reserved for IDD Specifications

IDD Specifications and Measurement Conditions

Reserved for IDD Specifications

IDD Specifications and Measurement Conditions

IDD6 Partial Array Self-refresh current;

Electrical Characteristics and Recommended AC Timing

Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR4 device.

Definitions and Calculations

Symbol	Description	Calculation	Notes
$tCK(avg)$ and nCK	$tCK(avg)$ is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge. Unit '$tCK(avg)$' represents the actual clock average $tCK(avg)$ of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. $tCK(avg)$ may change by up to +/-1% within a 100 clock cycle window, provided that all jitter and timingspecs are met.	$tCK(avg) = \left(\sum_{j=1}^N tCK_j \right) / N$ where $N = 200$	
$tCK(abs)$	$tCK(abs)$ is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge. $tCK(abs)$ is not subject to production test.		
$tCH(avg)$	$tCH(avg)$ is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.	$tCH(avg) = \left(\sum_{j=1}^N tCH_j \right) / (N \times tCK(avg))$ where $N = 200$	
$tCL(avg)$	$tCL(avg)$ is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.	$tCL(avg) = \left(\sum_{j=1}^N tCL_j \right) / (N \times tCK(avg))$ where $N = 200$	
$tCH(abs)$	$tCH(abs)$ is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge. $tCH(abs)$ is not subject to production test.		
$tCL(abs)$	$tCL(abs)$ is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge. $tCL(abs)$ is not subject to production test.		
$tJIT(per)$	$tJIT(per)$ is the single period jitter defined as the largest deviation of any signal tCK from $tCK(avg)$. $tJIT(per)$ is not subject to production test.	$tJIT(per) = \min/\max \text{ of } \left\{ tCK_i - tCK(avg) \right\}$ Where $i = 1 \text{ to } 200$	
$tJIT(per),act$	$tJIT(per),act$ is the actual clock jitter for a given system.		
$tJIT(per),allowed$	$tJIT(per),allowed$ is the specified allowed clock period jitter.		
$tJIT(cc)$	$tJIT(cc)$ is defined as the absolute difference in clock period between two consecutive clock cycles. $tJIT(cc)$ defines the cycle to cycle jitter. $tJIT(cc)$ is not subject to production test.	$tJIT(cc) = \max \text{ of } \left\{ tCK_{i+1} - tCK_i \right\}$	

Clock AC Timings

(Data rate 3733, 3200, 2400, 1600 Specifications and conditions)

Parameter	Symbol	Min/ Max	1600	2400	3200	3733	Unit
Clock Timing							
Average Clock Period	tCK(avg) ¹	Min	1.25	0.833	0.625	0.535	ns
		Max	1.25	1.25	1.25	1.25	ns
Average high pulse width	tCH(avg)	Min	0.46	0.46	0.46	0.46	tCK(avg)
		Max	0.54	0.54	0.54	0.54	tCK(avg)
Average low pulse width	tCL(avg)	Min	0.46	0.46	0.46	0.46	tCK(avg)
		Max	0.54	0.54	0.54	0.54	tCK(avg)
Absolute Clock Period	tCK(abs)	Min	tCK(avg)min + tJIT(per)min	tCK(avg)min + tJIT(per)min	tCK(avg)min + tJIT(per)min	tCK(avg)min + tJIT(per)min	ps
Absolute clock HIGH pulse width	tCH(abs)	Min	0.43	0.43	0.43	0.43	tCK(avg)
		Max	0.57	0.57	0.57	0.57	tCK(avg)
Absolute clock LOW pulse width	tCL(abs)	Min	0.43	0.43	0.43	0.43	tCK(avg)
		Max	0.57	0.57	0.57	0.57	tCK(avg)
Clock period jitter	tJIT(per)	Min	-70	-50	-40	-36	ps
		Max	70	50	40	36	ps
Maximum Clock Jitter between consecutive cycles	tJIT(cc)	Min	-	-	-	-	ps
		Max	140	100	80	72	ps

NOTE1 Clock Frequency herewith is a reference base on JEDEC's. Precise tCK setting needs to follow where defined on speed compatible table in section "Operating frequency", exceptional setting please confirm with NTC.



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Temperature Derating for AC timing

Parameter	Symbol	Min/ Max	Data Rate	Unit
			533/1066/1600/2133/2667/3200/3733	
DQS output access time from CK/ $\overline{\text{CK}}$ (derated)	tDQSCK	Max	3600	ps
RAS-to-CAS delay (derated)	tRCD	Min	tRCD + 1.875	ns
ACTIVATE-to- ACTIVATE command period (derated)	tRC	Min	tRC + 3.75	ns
Row active time (derated)	tRAS	Min	tRAS + 1.875	ns
Row precharge time (derated)	tRP	Min	tRP + 1.875	ns
Active bank A to active bank B (derated)	tRRD	Min	tRRD + 1.875	ns


NOTE1 Timing derating applies for operation at 85°C to 105°C.




CA Rx voltage and timing

The command and address (CA) including CS input receiver compliance mask for voltage and timing is shown in the figure below. All CA, CS signals apply the same compliance mask and operate in single data rate mode.

The CA input receiver mask for voltage and timing is shown in the figure below is applied across all CA pins. The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the valid data-eye.




CA Receiver (Rx) mask




Across pin V_{REF} CA voltage variation

$V_{cent_CA(pin\ mid)}$ is defined as the midpoint between the largest V_{cent_CA} voltage level and the smallest V_{cent_CA} voltage level across all CA and CS pins for a given DRAM component. This clarifies that any DRAM component level variation must be accounted for within the DRAM CA Rx mask. The component level V_{REF} will be set by the system to account for Ron and ODT settings.



CA Timings at the DRAM Pins


All of the timing terms in figure below are measured from the CK/ $\overline{\text{CK}}$ to the center(midpoint) of the TcIVW window taken at the VcIVW_total voltage levels centered around Vcent_CA(pin mid).



CA TcIPW and SRIN_cIVW definition (for each input pulse)

Notes:

1. SRIN_cIVW=VcIVW_Total/(tr or tf), signal must be monotonic within tr and tf range.



CA VIHL_AC definition (for each input pulse)



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

DRAM CMD/ADR, CS


Symbol	Parameter	Min/ Max	Speed Grade				Unit	Note
			1333 ^a	1600/1867	3200	3733		
VcIVW	Rx Mask voltage -p-p	Max	175	175	155	150	mV	1,2,3
TcIVW	Rx timing window	Max	0.3	0.3	0.3	0.3	tck(avg)min	1,2,3
VIHL_AC	CA AC input pulse amplitude pk-pk	Min	210	210	190	180	mV	4,7
TcIPW	CA input pulse width	Min	0.55	0.55	0.6	0.6	tck(avg)min	5
SRIN_cIVW	Input Slew Rate over VcIVW	Min	1	1	1	1	V/ns	6
		Max	7	7	7	7		

a. The following Rx voltage and absolute timing requirements apply for DQ operating frequencies at or below 1333 for all speed bins. For example the TcIVW(ps) = 450ps at or below 1333 operating frequencies.


Notes:

1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
2. Rx mask voltage VcIVW total(max) must be centered around Vcent_CA(pin mid).
3. Defined over the CA internal V_{REF} range. The Rx mask at the pin must be within the internal V_{REF} CA range irrespective of the input signal common mode.
4. CA only input pulse signal amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_CA(pin mid) such that VIHL_AC/2 min must be met both above and below Vcent_CA.
5. CA only minimum input pulse width defined at the Vcent_CA(pin mid).
6. Input slew rate over VcIVW Mask centered at Vcent_CA(pin mid).
7. VIHL_AC does not have to be met when no transitions are occurring.

DRAM Data Timing



Read data timing definitions t_{QH} and t_{DQSQ} across on DQ signals per DQS group



Read data timing t_{QW} valid window defined per DQ signal



NANYA

Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU

Read output timings

Symbol	Parameter	Min/ Max	Speed Grade		Unit	Notes
			1600/1867	2133/2400		
Data Timing						
tDQSQ	DQS, $\overline{\text{DQS}}$ to DQ Skew total, per group, per access (DBIDisabled)	Max	0.18	0.18	UI*	1
tQH	DQ output hold time total from DQS, $\overline{\text{DQS}}$ (DBI-Disabled)	Min	min(tQSH, tQSL)	min(tQSH, tQSL)	UI*	1
tQW_total	DQ output window time total, per pin (DBI-Disabled)	Min	0.75	0.73	UI*	1,4
tQW_dj	DQ output window time deterministic, per pin (DBIDisabled)	Max	TBD	TBD	UI*	1,4,3
tDQSQ_DBI	DQS, $\overline{\text{DQS}}$ to DQ Skew total,per group, per access (DBI-Enabled)	Max	0.18	0.18	UI*	1
tQH_DBI	DQ output hold time total from DQS, $\overline{\text{DQS}}$ (DBI-Enabled)	Min	min(tQSH_DBI, tQSL_DBI)	min(tQSH_DBI, tQSL_DBI)	UI*	1
tQHW_total_DBI	DQ output window time total, per pin (DBI-Enabled)	Max	0.75	0.73	UI*	1,4
Data Strobe Timing						
tQSL	DQS, $\overline{\text{DQS}}$ differential output low time (DBI-Disabled)	Min	tCL(abs) -0.05	tCL(abs) -0.05	tCK(avg)	4,5
tQSH	DQS, $\overline{\text{DQS}}$ differential output high time (DBI-Disabled)	Min	tCH(abs) -0.05	tCH(abs) -0.05	tCK(avg)	4,6
tQSL_DBI	DQS, $\overline{\text{DQS}}$ differential output low time (DBI-Enabled)	Min	tCL(abs) -0.045	tCL(abs) -0.045	tCK(avg)	5,7
tQSH_DBI	DQS, $\overline{\text{DQS}}$ differential output high time (DBI-Enabled)	Min	tCH(abs) -0.045	tCH(abs) -0.045	tCK(avg)	5,7
*Unit UI = tCK(avg)min/2						
Notes:						
1. The deterministic component of the total timing. Measurement method tbd.						
2. This parameter will be characterized and guaranteed by design.						
3. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.						
4. tQSL describes the instantaneous differential output low pulse width on DQS - $\overline{\text{DQS}}$, as measured from on falling edge to the next consecutive rising edge.						
5. tQSH describes the instantaneous differential output high pulse width on DQS - $\overline{\text{DQS}}$, as measured from on falling edge to the next consecutive rising edge.						
6. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.						



Read output timings (Continued)

Symbol	Parameter	Min/ Max	Speed Grade		Unit	Notes
			3200	3733		
Data Timing						
tDQSQ	DQS, $\overline{\text{DQS}}$ to DQ Skew total, per group, per access (DBIDisabled)	Max	0.18	0.18	UI*	1
tQH	DQ output hold time total from DQS, $\overline{\text{DQS}}$ (DBI-Disabled)	Min	min(tQSH, tQSL)	min(tQSH, tQSL)	UI*	1
tQW_total	DQ output window time total, per pin (DBI-Disabled)	Min	0.7	0.7	UI*	1,4
tQW_dj	DQ output window time deterministic, per pin (DBIDisabled)	Max	TBD	TBD	UI*	1,4,3
tDQSQ_DBI	DQS, $\overline{\text{DQS}}$ to DQ Skew total,per group, per access (DBI-Enabled)	Max	0.18	0.18	UI*	1
tQH_DBI	DQ output hold time total from DQS, $\overline{\text{DQS}}$ (DBI-Enabled)	Min	min(tQSH_DBI, tQSL_DBI)	min(tQSH_DBI, tQSL_DBI)	UI*	1
tQHW_total_DBI	DQ output window time total, per pin (DBI-Enabled)	Max	0.7	0.7	UI*	1,4
Data Strobe Timing						
tQSL	DQS, $\overline{\text{DQS}}$ differential output low time (DBI-Disabled)	Min	tCL(abs)-0.05	tCL(abs)-0.05	tCK(avg)	4,5
tQSH	DQS, $\overline{\text{DQS}}$ differential output high time (DBI-Disabled)	Min	tCH(abs)-0.05	tCH(abs)-0.05	tCK(avg)	4,6
tQSL_DBI	DQS, $\overline{\text{DQS}}$ differential output low time (DBI-Enabled)	Min	tCL(abs)-0.045	tCL(abs)-0.045	tCK(avg)	5,7
tQSH_DBI	DQS, $\overline{\text{DQS}}$ differential output high time (DBI-Enabled)	Min	tCH(abs) -0.045	tCH(abs) -0.045	tCK(avg)	5,7
*Unit UI = tCK(avg)min/2						
Notes:						
1. The deterministic component of the total timing. Measurement method tbd.						
2. This parameter will be characterized and guaranteed by design.						
3. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.						
4. tQSL describes the instantaneous differential output low pulse width on DQS - $\overline{\text{DQS}}$, as measured from on falling edge to the next consecutive rising edge.						
5. tQSH describes the instantaneous differential output high pulse width on DQS - $\overline{\text{DQS}}$, as measured from on falling edge to the next consecutive rising edge.						
6. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.						



DQ Rx voltage and timing

The DQ input receiver mask for voltage and timing is shown figure below is applied per pin. The "total" mask (V_{dIVW_total} , T_{dIVW_total}) defines the area the input signal must not encroach in order for the DQ input receiver to successfully capture an input signal with a BER of lower than TBD^1 . The mask is a receiver property and it is not the valid data-eye.



$V_{cent_DQ}(\text{pin_mid})$ is defined as the midpoint between the largest V_{cent_DQ} voltage level and the smallest V_{cent_DQ} voltage level across all DQ pins for a given DRAM component. This clarifies that any DRAM component level variation must be accounted for within the DRAM Rx mask. The component level V_{REF} will be set by the system to account for R_{on} and ODT settings.



NANYA


Preliminary, Subject to change

NTC Proprietary

Level: Property

LPDDR4X 16Gb(QDP) SDRAM

16Gb: NT6AP256F64AU




DQ to DQS t_{DQS2DQ} & t_{DQDQ} Timings at the DRAM pins referenced from the internal latch

Notes:

1. t_{DQS2DQ} is measured at the center(midpoint) of the T_{dIVW} window.
2. DQ_z represents the max t_{DQS2DQ} in this example
3. DQ_y represents the min t_{DQS2DQ} in this example


All of the timing terms in DQ to DQS are measured from the $DQS/\overline{DQS}$ to the center(midpoint) of the T_{dIVW} window taken at the V_{dIVW_total} voltage levels centered around $V_{cent_DQ}(pin_mid)$. The timings at the pins are referenced with respect to all DQ signals center aligned to the DRAM internal latch. The data to data offset is defined as the difference between the min and max t_{DQS2DQ} for a given component.



DQ TdIPW and SRIN_dIVW definition (for each input pulse)

Notes:

1. $SRIN_dIVW = VdIVW_Total / (tr \text{ or } tf)$, signal must be monotonic within tr and tf range.



DQ VIH_L_AC definition (for each input pulse)



DRAM DQs In Receive Mode

Symbol	Parameter	Min/ Max	Speed Grade		Unit	Notes
			1600/1867 ^a	2133/2400		
VdIVW_total	Rx Mask voltage -p-p total	Max	140	140	mV	1,2,3,4
TdIVW_total	Rx timing window total (At VdIVW voltage levels)	Max	0.22	0.22	UI*	1,2,4
TdIVW_1bit	Rx timing window 1 bit toggle (At VdIVW voltage levels)	Max	TBD	TBD	UI*	1,2,4 12
VIHL_AC	DQ AC input pulse amplitude pk-pk	Min	180	180	mV	5,13
TdIPW_DQ	Input pulse width (At Vcent_DQ)	Min	0.45	0.45	UI*	6
tDQS2DQ	DQ to DQS offset	Min	200	200	ps	7
		Max	800	800		
tDQDQ	DQ to DQ offset	Max	30	30	ps	8
tDQS2DQ_temp	DQ to DQS offset temperature variation	Max	0.6	0.6	ps/°C	9
tDQS2DQ_Volt	DQ to DQS offset voltage variation	Max	33	33	ps/50mV	10
SRIN_dIVW	Input Slew Rate over VdIVW_total	Min	1	1	V/ns	11
		Max	7	7		
tDQS2DQ_rank 2rank	DQ to DQS offset rank to rank variation	Mas	200	200	ps	14,15,16

A. The Rx voltage and absolute timing requirements apply for all DQ operating frequencies at or below 1600 for all speed bins.
For example TdIVW_total(ps) = 137.5ps at or below 1600 operating frequencies.

***UI=tCK(avg)min/2**

Notes:

1. Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >20 MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.
2. The design specification is a BER <TBD. The BER will be characterized and extrapolated if necessary using a dual dirac method.
3. Rx mask voltage VdIVW total(max) must be centered around Vcent_DQ(pin_mid).
4. Vcent_DQ must be within the adjustment range of the DQ internal Vref..
5. DQ only input pulse amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_DQ(pin_mid) such that VIHL_AC/2 min must be met both above and below Vcent_DQ.
6. DQ only minimum input pulse width defined at the Vcent_DQ(pin_mid). .
7. DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation.
8. DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
9. TDQS2DQ max delay variation as a function of temperature.

10. TDQS2DQ max delay variation as a function of the DC voltage variation for V_{DDQ} and V_{DD2} . It includes the V_{DDQ} and V_{DD2} AC noise impact for frequencies > 20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. For tester measurement $V_{DDQ} = V_{DD2}$ is assumed.
11. Input slew rate over VdIVW Mask centered at Vcent_DQ(pin_mid).
12. Rx mask defined for a one pin toggling with other DQ signals in a steady state.
13. VIH_L_AC does not have to be met when no transitions are occurring.
14. The same voltage and temperature are applied to tDQS2DQ_rank2rank.
15. tDQS2DQ_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
16. tDQS2DQ_rank2rank support was added to JESD209-4B, some older devices designed to support JESD209-4 and JESD209-4A may not support this parameter. Refer to vendor datasheet.



DRAM DQs In Receive Mode (Continued)

Symbol	Parameter	Min/ Max	Speed Grade		Unit	Notes
			3200	3733		
VdIVW_total	Rx Mask voltage -p-p total	Max	140	130	mV	1,2,3,4
TdIVW_total	Rx timing window total (At VdIVW voltage levels)	Max	0.25	0.25	UI*	1,2,4
TdIVW_1bit	Rx timing window 1 bit toggle (At VdIVW voltage levels)	Max	TBD	TBD	UI*	1,2,4 12
VIHL_AC	DQ AC input pulse amplitude pk-pk	Min	180	180	mV	5,13
TdIPW_DQ	Input pulse width (At Vcent_DQ)	Min	0.45	0.45	UI*	6
tDQS2DQ	DQ to DQS offset	Min	200	250	ps	7
		Max	800	700		
tDQDQ	DQ to DQ offset	Max	30	30	ps	8
tDQS2DQ_temp	DQ to DQS offset temperature variation	Max	0.6	0.4	ps/°C	9
tDQS2DQ_Volt	DQ to DQS offset voltage variation	Max	33	25	ps/50mV	10
SRIN_dIVW	Input Slew Rate over VdIVW_total	Min	1	1	V/ns	11
		Max	7	7		
tDQS2DQ_rank 2rank	DQ to DQS offset rank to rank variation	Max	200	200	ps	14,15,16

*UI=tCK(avg)min/2

Notes:

1. Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >20 MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.
2. The design specification is a BER <TBD. The BER will be characterized and extrapolated if necessary using a dual dirac method.
3. Rx mask voltage VdIVW total(max) must be centered around Vcent_DQ(pin_mid).
4. Vcent_DQ must be within the adjustment range of the DQ internal Vref..
5. DQ only input pulse amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_DQ(pin_mid) such that VIHL_AC/2 min must be met both above and below Vcent_DQ.
6. DQ only minimum input pulse width defined at the Vcent_DQ(pin_mid). .
7. DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation.
8. DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
9. TDQS2DQ max delay variation as a function of temperature.
10. TDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD2. It includes the VDDQ and VDD2 AC noise impact for frequencies > 20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature

on the package. For tester measurement $V_{DDQ} = V_{DD2}$ is assumed.

11. Input slew rate over VdIVW Mask centered at Vcent_DQ(pin_mid).
12. Rx mask defined for a one pin toggling with other DQ signals in a steady state.
13. VIH_L_AC does not have to be met when no transitions are occurring.
14. The same voltage and temperature are applied to tDQS2DQ_rank2rank.
15. tDQS2DQ_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
16. tDQS2DQ_rank2rank support was added to JESD209-4B, some older devices designed to support JESD209-4 and JESD209-4A may not support this parameter. Refer to vendor datasheet.

Revision History

Version	Page	Modified	Description	Released
1.0	-	-	Preliminary Release	01/2019



<http://www.nanya.com/>