


Automotive single-line extra low capacitance Transil™, transient surge voltage suppressor (TVS) for ESD protection

Datasheet – production data



Features

- Single-line bidirectional protection
- Breakdown voltage = 6 V min.
- Extra low diode capacitance = 0.4 pF
- Lead-free package
- ECOPACK®2 compliant
- AEC-Q101 qualified

Benefits

- Low capacitance for optimized data integrity
- Low leakage current < 50 nA
- Low PCB space consumption: 0.6 mm²

Complies with the following standards:

- IEC 61000-4-2 (exceeds level 4)
 - 30 kV (air discharge)
 - 16 kV (contact discharge)
- ISO10605: C = 330 pF, R = 330 Ω
 - 30 kV (air discharge)
 - 12 kV (contact discharge)
- ISO 7637-3:
 - Pulse 3a: V_S = -150 V
 - Pulse 3b: V_S = +100 V

Applications

Where transient overvoltage protection in ESD sensitive equipment is required, such as:


- Automotive applications
- Computers
- Printers
- Communication systems
- Cellular phone handsets and accessories
- Video equipment

Description

The ESDAXLC6-1BT2Y is bidirectional single-line TVS diode designed to protect data lines or other I/O ports against ESD transients.

This device is ideal for applications where both reduced line capacitance and power absorption capability are required.

Figure 1. Functional diagram



TM: Transil is a trademark of STMicroelectronics

1 Characteristics

Table 1. Absolute maximum ratings ($T_{amb} = 25\text{ °C}$)

Symbol	Parameter		Value	Unit
V_{PP}	Electrostatic discharge capability	IEC 61000-4-2: Contact discharge	16	kV
		Air discharge	30	
		ISO 10605 - C = 330 pF, R = 330 Ω : Contact discharge	12	
		Air discharge	30	
		MIL STD 883G - method 3015-7: Class3	25	
P_{PP}	Peak pulse power dissipation (8/20 μ s)	T_j initial = T_{amb}	40	W
I_{PP}	Peak pulse current (8/20 μ s)		1.3	A
T_j	Operating junction temperature range		- 55 to + 150	$^{\circ}$ C
T_{stg}	Storage temperature range		- 65 to + 150	$^{\circ}$ C
T_L	Maximum lead temperature for soldering during 10 s		260	$^{\circ}$ C

Figure 2. Electrical characteristics (definitions)




Table 2. Electrical characteristics (values, $T_{amb} = 25\text{ °C}$)

Symbol	Test condition	Min.	Typ.	Max.	Unit
V_{BR}	$I_R = 1\text{ mA}$	6	9	11	V
I_{RM}	$V_{RM} = 3\text{ V}$			50	nA
R_d	Dynamic resistance, pulse width 100 ns		0.25		Ω
V_{CL}	8 kV contact discharge after 30 ns IEC 61000-4-2		37		V
C_{line}	F = (200 MHz - 3000 MHz), $V_R = 0\text{ V}$		0.4	0.5	pF

Figure 3. Junction capacitance versus reverse voltage applied (typical values)




Figure 4. Leakage current versus junction temperature (typical values)




Figure 5. S21 attenuation measurement




Figure 6. TLP measurements




Figure 7. ESD response to ISO 10605, C = 150 pF, R = 330 Ω (+8 kV contact)



Figure 8. ESD response to ISO 10605, C = 150 pF, R = 330 Ω (-8 kV contact)




Figure 9. Response to ISO 7637-3 (pulse 3a) U_S = -150 V





Figure 10. Response to ISO 7637-3 (pulse 3b) U_S = +100 V



2 Package information

- Epoxy meets UL94, V0
- Lead-free packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Figure 11. SOD882T dimension definitions




Table 3. SOD882T dimension values

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.30		0.40	0.012		0.016
A1	0.00		0.05	0.000		0.002
b1	0.45	0.50	0.55	0.018	0.020	0.022
b2	0.45	0.50	0.55	0.018	0.020	0.022
D	0.55	0.60	0.65	0.022	0.024	0.026
E	0.95	1.00	1.05	0.037	0.039	0.041
e	0.60	0.65	0.70	0.024	0.026	0.028
L1	0.20	0.25	0.30	0.008	0.010	0.012
L2	0.20	0.25	0.30	0.008	0.010	0.012

Figure 12. SOD882T footprint in mm (inches)






Figure 13. SOD882T marking



Note: Product marking may be rotated by multiples of 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.

Figure 14. SOD882T tape and reel specifications




3 Recommendation on PCB assembly

3.1 Stencil opening design

1. General recommendation on stencil opening design
 - a) Stencil opening dimensions: L (Length), W (Width), T (Thickness).


Figure 15. Stencil opening dimensions



- b) General design rule
 - Stencil thickness (T) = 75 ~ 125 μm
 - Aspect Ratio = $\frac{W}{T} \geq 1.5$
 - Aspect Area = $\frac{L \times W}{2T(L + W)} \geq 0.66$

2. Reference design
 - a) Stencil opening thickness: 100 μm
 - b) Stencil opening for central exposed pad: Opening to footprint ratio is 50%.
 - c) Stencil opening for leads: Opening to footprint ratio is 90%.

Figure 16. Recommended stencil window position in mm (inches)



3.2 Solder paste

1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
2. "No clean" solder paste is recommended.
3. Offers a high tack force to resist component movement during high speed.
4. Solder paste with fine particles: powder particle size is 20-45 μm .

3.3 Placement


1. Manual positioning is not recommended.
2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering.
3. Standard tolerance of ± 0.05 mm is recommended.
4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

3.4 PCB design preference

1. To control the solder paste amount, the closed via is recommended instead of open vias.
2. The position of tracks and open vias in the solder area should be well balanced. The symmetrical layout is recommended, in case any tilt phenomena caused by asymmetrical solder paste amount due to the solder flow away.

3.5 Reflow profile

Figure 17. ST ECOPACK® recommended soldering reflow profile for PCB mounting



Note: *Minimize air convection currents in the reflow oven to avoid component movement.
Maximum soldering profile corresponds to the latest IPC/JEDEC J-STD-020.*

4 Ordering information

Figure 18. Ordering information scheme




Table 4. Ordering information

Order code	Marking ⁽¹⁾	Package	Weight	Base qty	Delivery mode
ESDAXLC6-1BT2Y	U	SOD882T	0.80 mg	12000	Tape and reel

1. The marking can be rotated by multiples of 90° to differentiate assembly location

5 Revision history

Table 5. Document revision history

Date	Revision	Changes
03-Nov-2014	1	Initial release.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved