

低压双路 1/2H 桥驱动器集成电路 (IC)

查询样片: DRV8839

特性

- 双路 1/2H 桥接电机驱动器
 - 驱动一个直流电机或者一个步进电机的绕组,或 其它负载
 - 低金属氧化物半导体场效应晶体管 (MOSFET) 导通电阻:

高侧 + 低侧 (HS + LS) 280mΩ

- 1.8A 最大驱动电流
- 单独的电机和逻辑电源引脚:
 - 0V 至 11V 电机运行电源电压范围
 - 1.8V 至 7V 逻辑电源电压范围
- 独立的电机和逻辑电源引脚
- 单独的 ½H 桥控制输入接口
- 具有 120nA 最大组合电源电流的低功耗睡眠模式
- 2mm x 3mm 12 引脚超薄型小外形尺寸无引线 (WSON) 封装

应用范围

- 由电池供电的设备:
 - 数字单镜头反光 (DSLR) 镜头
 - 消费类产品
 - 玩具
 - 机器人技术
 - 摄像机
 - 医疗设备

说明

DRV8839 为照相机、消费类产品、玩具和其它 低压或电池供电类应用提供多用途功率驱动器解决方案。 此器件有两个独立的 ½H 桥驱动器,并且能够驱动一个直流电机或者一个步进电机的绕组,以及其它诸如螺线管等 其它器件。 使用 N 通道功率 MOSFET 的输出级被配置为 ½H 桥。 一个内部电荷泵生成所需的栅极驱动电压。

DRV8839 能够提供高达 1.8A 的输出电流。 它在 0V 至 11V 的电机电源电压范围,以及 1.8V 至 7V 的器件电源电压范围内运行。

DRV8839 具有针对每个 %H 桥的单独输入和启用引脚,这样可实现对每个输出的单独控制。

内部关断功能支持过流保护、短路保护、欠压闭锁以及过温保护。

DRV8839 采用具有 PowerPAD™ 的 12 引脚 2mm x 3mm WSON 封装(环保型:符合 RoHS 标准且不含 Sb/Br)。

ORDERING INFORMATION(1)

PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
PowerPAD™ (WSON) - DSS	Reel of 3000	DRV8839DSSR	8839

⁽¹⁾ For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTIONAL BLOCK DIAGRAM







Table 1. TERMINAL FUNCTIONS

NAME	PIN	I/O ⁽¹⁾	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS
POWER AND G	ROUND			·
GND	5, 6	-	Device ground	
VM	1, 2	-	Motor supply	Bypass to GND with a 0.1-μF, 16-V ceramic capacitor.
VCC	12	-	Device supply	Bypass to GND with a 0.1-µF, 6.3-V ceramic capacitor.
CONTROL				
nSLEEP	11	I	Sleep mode input	Logic low puts device in low-power sleep mode Logic high for normal operation Internal pulldown resistor
IN1	10	1	Input 1	Logic input controls OUT1 Internal pulldown resistor
EN1	9	1	Enable 1	Logic high enables OUT1 Internal pulldown resistor
IN2	8	1	Input 2	Logic input controls OUT2 Internal pulldown resistor
EN2	7	1	Enable 2	Logic high enables OUT2 Internal pulldown resistor
OUTPUT	,			·
OUT1	3	0	Output 1	Connect to motor winding
OUT2	OUT2 4 O		Output 2	Connect to motor winding
NO CONNECT	,			
NC	2, 5	-	No connection	No connection to these pins

⁽¹⁾ Directions: I = input, O = output, OZ = tri-state output, OD = open-drain output, IO = input/output

DSS PACKAGE (TOP VIEW)





ABSOLUTE MAXIMUM RATINGS(1)(2)

		VALUE	UNIT
VM	Power supply voltage range	-0.3 to 12	V
VCC	Power supply voltage range	-0.3 to 7	V
	Digital input pin voltage range	-0.5 to 7	V
	Peak motor drive output current	Internally limited	А
TJ	Operating junction temperature range	-40 to 150	°C
T _{stg}	Storage temperature range	-60 to 150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

THERMAL INFORMATION

		DRV8839	
	THERMAL METRIC ⁽¹⁾	DSS	UNITS
		DSS 12 PINS 50.4 58 19.9 0.9 20	
θ_{JA}	Junction-to-ambient thermal resistance (2)	50.4	
θ _{JCtop}	Junction-to-case (top) thermal resistance (3)	58	
θ_{JB}	Junction-to-board thermal resistance (4)	19.9	00/14/
Ψлт	Junction-to-top characterization parameter ⁽⁵⁾	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter ⁽⁶⁾	20	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	6.9	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

RECOMMENDED OPERATING CONDITIONS

 $T_A = 25^{\circ}C$ (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{CC}	Device power supply voltage range	1.8	7	V
V _M	Motor power supply voltage range	0	11	٧
I _{OUT}	H-bridge output current ⁽¹⁾	0	1.8	Α
f _{PWM}	Externally applied PWM frequency	0	250	kHz
V _{IN}	Logic level input voltage	0	5.5	V

(1) Power dissipation and thermal limits must be observed.



ELECTRICAL CHARACTERISTICS

 $T_A = 25$ °C, $V_M = 5$ V, $V_{CC} = 3$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	SUPPLY				,	
	VAA an austing a supply assument	No PWM		40	100	μA
I_{VM}	VM operating supply current	50 kHz PWM		0.8	1.5	mA
I_{VMQ}	VM sleep mode supply current	nSLEEP = 0 V		30	95	nA
	VCC energting augusts august	No PWM		300	500	μΑ
I _{VCC}	VCC operating supply current	50 kHz PWM		0.7	1.5	mA
I _{CCQ}	VCC sleep mode supply current	pep mode supply current nSLEEP = 0 V 5 25				nΑ
\/	VCC undervoltage lockout	V _{CC} rising			1.8	V
V_{UVLO}	voltage	V _{CC} falling			1.7	
LOGIC-L	EVEL INPUTS					
V_{IL}	Input low voltage		0.31 x V _{CC}	0.34 x V _{CC}		V
V_{IH}	Input high voltage			$0.39 \times V_{CC}$	0.43 x V _{CC}	V
V_{HYS}	Input hysteresis			0.08 x V _{CC}		V
I _{IL}	Input low current	V _{IN} = 0	-5		5	μΑ
I _{IH}	Input high current	V _{IN} = 3.3 V			50	μΑ
R_{PD}	Pulldown resistance			100		kΩ
H-BRIDG	E FETS	•	·		·	
R _{DS(ON)}	HS + LS FET on resistance	I _O = 800 mA, T _J = 25°C		280	330	mΩ
I _{OFF}	Off-state leakage current				±200	nΑ
PROTEC	TION CIRCUITS					
I _{OCP}	Overcurrent protection trip level		1.9	-	3.5	Α
t _{OCR}	Overcurrent protection retry time			1		ms
t _{DEAD}	Output dead time			100		ns
t _{TSD}	Thermal shutdown temperature	Die temperature	150	160	180	°C





TIMING REQUIREMENTS(1)

 $T_{A}=25^{\circ}C,~V_{M}=5$ V, $V_{CC}=3$ V, $R_{L}=20~\Omega$

NO.	PARAMETER	CONDITIONS	MIN	MAX	UNIT
1	t ₁	Output enable time		120	ns
2	t ₂	Output disable time		120	ns
3	t ₃	Delay time, INx high to OUTx high		120	ns
4	t ₄	Delay time, INx low to OUTx low		120	ns
5	t ₅	Output rise time	50	150	ns
6	t ₆	Output fall time	50	150	ns

(1) Not production tested – ensured by design







FUNCTIONAL DESCRIPTION

Bridge Control

The DRV8839 is controlled using separate enable and input pins for each 1/2-H-bridge.

The following table shows the logic for the DRV8839:

ENx	INx	OUTx
0	X	Z
1	0	L
1	1	Н

Sleep Mode

If the nSLEEP pin is brought to a logic-low state, the DRV8839 will enter a low-power sleep mode. In this state all unnecessary internal circuitry is powered down.

Power Supplies and Input Pins

The input pins may be driven within their recommended operating conditions with or without the VCC and VM power supplies present. No leakage current path will exist to the supply. There is a weak pulldown resistor (approximately 100 k Ω) to ground on each input pin.

VCC and VM may be applied and removed in any order. When VCC is removed, the device will enter a low power state and draw very little current from VM. If the supply voltage is between 1.8 V and 7 V, VCC and VM may be connected together.

The VM voltage supply does not have any undervoltage lockout protection (UVLO), so as long as VCC > 1.8 V, the internal device logic will remain active. This means that the VM pin voltage may drop to 0 V, however, the load may not be sufficiently driven at low VM voltages.

Protection Circuits

The DRV8839 is fully protected against undervoltage, overcurrent and overtemperature events.

Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the OCP time, all FETs in the H-bridge will be disabled. After approximately 1 ms, the bridge will be re-enabled automatically.

Overcurrent conditions on both high and low side devices; i.e., a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown.

Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled. Once the die temperature has fallen to a safe level operation will automatically resume.

Undervoltage Lockout (UVLO)

If at any time the voltage on the VCC pin falls below the undervoltage lockout threshold voltage, all circuitry in the device is disabled and internal logic is reset. Operation resumes when VCC rises above the UVLO threshold.



APPLICATIONS INFORMATION

Motor Connections

If a single DC motor is connected to the DRV8839, it is connected between the OUT1 and OUT2 pins as shown below:




Figure 1. Single DC Motor Connection

Motor operation is controlled as follows:

EN1	EN2	IN1	IN2	OUT1	OUT2	MOTOR OPERATION
0	X	X	X	Z	See (1)	Off (coast)
X	0	X	X	See (2)	Z	Off (coast)
1	1	0	0	L	L	Brake
1	1	0	1	L	Н	Reverse
1	1	1	0	Н	L	Forward
1	1	1	1	Н	Н	Brake

⁽¹⁾ State depends on EN2 and IN2, but does not affect motor operation because OUT1 is tri-stated.

⁽²⁾ State depends on EN1 and IN1, but does not affect motor operation because OUT2 is tri-stated.



Two DC motors may be connected to the DRV8839. In this mode, it is not possible to reverse the direction of the motors; they will turn only in one direction. The connections are shown below:




Figure 2. Dual DC Motor Connection

Motor operation is controlled as follows:

ENx	INx	OUTx	MOTOR OPERATION
0	X	Z	Off (coast)
1	0	L	Brake
1	1	Н	Forward



THERMAL INFORMATION

Thermal Protection

The DRV8839 has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

Power Dissipation

Power dissipation in the DRV8839 is dominated by the power dissipated in the output FET resistance, or $R_{DS(ON)}$. Average power dissipation when running a stepper motor can be roughly estimated by:

$$P_{TOT} = R_{DS(ON)} x \left(I_{OUT(RMS)} \right)^2 \tag{1}$$

Where P_{TOT} is the total power dissipation, $R_{DS(ON)}$ is the resistance of the HS plus LS FETs, and $I_{OUT(RMS)}$ is the RMS output current being applied to each winding. $I_{OUT(RMS)}$ is equal to the approximately 0.7x the full-scale output current setting.

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Note that R_{DS(ON)} increases with temperature, so as the device heats, the power dissipation increases.





修订历史记录

CI	hanges from Original (January 2013) to Revision A	Page
•	Changed 特性着重号	1
•	Changed 说明部分中的电机电源电压范围	1
•	Changed Motor power supply voltage range in RECOMMENDED OPERATING CONDITIONS	4
•	Added t _{OCR} and t _{DEAD} parameters to ELECTRICAL CHARACTERISTICS	5
•	Added paragraph to Power Supplies and Input Pins section	7



PACKAGE OPTION ADDENDUM

13-Jan-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8839DSSR	ACTIVE	WSON	DSS	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	8839	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





13-Jan-2014

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Jan-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8839DSSR	WSON	DSS	12	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

www.ti.com 13-Jan-2014



*All dimensions are nominal

Device		Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DRV8839D	SSR	WSON	DSS	12	3000	210.0	185.0	35.0	




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4209244/D





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown. It is recommended that vias located under solder paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改,并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 己认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时,不得变更该等信息,且必须随附所有相关保证、条件、限制和通知,否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关 TI 产品或服务的明示或暗示保证,且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员(总称"设计人员")理解并同意,设计人员在设计应用时应自行实施独立的分析、评价和判断,且应全权负责并确保应用的安全性,及设计人员的应用(包括应用中使用的所有 TI 产品)应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明,其具备制订和实施下列保障措施所需的一切必要专业知识,能够(1)预见故障的危险后果,(2)监视故障及其后果,以及(3)降低可能导致危险的故障几率并采取适当措施。设计人员同意,在使用或分发包含 TI 产品的任何应用前,将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI资源"),旨在帮助设计人员开发整合了 TI 产品的 应用, 如果设计人员(个人,或如果是代表公司,则为设计人员的公司)以任何方式下载、访问或使用任何特定的 TI资源,即表示其同意仅为该等目标,按照本通知的条款使用任何特定 TI资源。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时, 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、无屡发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索,包括但不限于因组合产品所致或与之有关的申索,也不为或对设计人员进行辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔偿,TI 概不负责。

除 TI 己明确指出特定产品已达到特定行业标准(例如 ISO/TS 16949 和 ISO 26262)的要求外,TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准,则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备,除非己由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备(例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备)。此类设备包括但不限于,美国食品药品监督管理局认定为 III 类设备的设备,以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格(例如 Q100、军用级或增强型产品)。设计人员同意,其具备一切必要专业知识,可以为自己的应用选择适合的 产品, 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2017 德州仪器半导体技术(上海)有限公司